Figure 6.33: Clock cycles 5 and 6.

Chapter 6: Enhancing Performance with Pipelining - 41 of 88