Figure 6.31: Clock cycles 1 and 2.

Chapter 6: Enhancing Performance with Pipelining - 39 of 88