Figure 6.20: Multiple-clock-cycle pipeline diagram of two instructions.

Chapter 6: Enhancing Performance with Pipelining - 31 of 88