Parallel Programming Models

HPC

Prof. Robert van Engelen





Overview

- Basic concepts
- Programming models
- Multiprogramming
- Shared address space model
 - □ UMA versus NUMA
 - Distributed shared memory
 - □ Task parallel
 - □ Data parallel, vector and SIMD
- Message passing model
- Hybrid systems
- BSP model



Parallel Programming: Basic Concepts

Control

- How is parallelism created, implicitly (hardwired) or explicitly?
- What orderings exist between operations?
- □ How do different threads of control synchronize?

Naming data

- □ What data is *private* and what is *shared?*
- □ How is *logically shared data* accessed or communicated?

Operations on data

- □ What are the basic operations on shared data?
- □ Which operations are considered atomic?

Cost

□ How do we account for the *cost* of each of the above to achieve parallelism (man hours spent, software/hardware cost)




Parallel Programming Models

- Programming model is a conceptualization of the machine that a programmer uses for developing applications
 - Multiprogramming model
 - A set of independence tasks, no communication or synchronization at program level, e.g. web server sending pages to browsers
 - □ Shared address space (shared memory) programming
 - Tasks operate and communicate via shared data, like bulletin boards
 - Message passing programming
 - Explicit point-to-point communication, like phone calls (connection oriented) or email (connectionless, mailbox posts)



Flynn's Taxonomy




- Single instruction stream single data stream (SISD)
 - □ Traditional PC system
- Single instruction stream multiple data stream (SIMD)
 - □ Similar to MMX/SSE/AltiVec
 multimedia instruction sets
 - MASPAR
- Multiple instruction stream multiple data stream (MIMD)
 - □ Single program, multiple data (SPMD) programming: each processor executes a copy of the program



MIMD versus SIMD

- Task parallelism, MIMD
 - Fork-join model with thread-level parallelism and shared memory
 - Message passing model with (distributed processing) processes
- Data parallelism, SIMD
 - Multiple processors (or units) operate on segmented data set
 - □ SIMD model with vector and pipeline machines
 - □ SIMD-like multi-media extensions, e.g. MMX/SSE/Altivec

Vector operation $X[0:3] \oplus Y[0:3]$ *with SSE instruction on Pentium-4*





Task versus Data Parallel


- Task parallel (maps to high-level MIMD machine model)
 - □ Task differentiation, like restaurant cook, waiter, and receptionist
 - Communication via shared address space or message passing
 - Synchronization is explicit (via locks and barriers)
 - Underscores <u>operations on private data</u>, explicit constructs for communication of shared data and synchronization
- Data parallel (maps to high-level SIMD machine model)
 - ☐ Global actions on data by tasks that execute the same code
 - Communication via shared memory or logically shared address space with underlying message passing
 - □ Synchronization is implicit (lock-step execution)
 - □ Underscores <u>operations on shared data</u>, private data must be defined explicitly or is simply mapped onto shared data space



A Running Example: $A = \sum_{i=1}^{n} f(a_i)$

$$A = \sum_{i=1}^{N} f(a_i)$$

- Parallel decomposition
 - \square Assign N/P elements to each processor



Each processor computes the partial sum

$$A_j = \sum_{i=(j-1)k+1}^{jn} f(a_i)$$

One processor collects the partial sums

$$A = \sum_{i=1}^{P} A_i$$


- Determine the data placement:
 - Logically shared: array a, global sum A
 - Logically private: the function $f(a_i)$ evaluations
 - Either logically shared or private: partial sums A_i



- Shared address space (shared memory) programming
- Task parallel, thread-based MIMD
 - □ Program is a collection of threads of control
- Collectively operate on a set of shared data items
 - ☐ Global static variables, Fortran common blocks, shared heap
- Each thread has private variables
 - ☐ Thread state data, local variables on the runtime stack
- Threads coordinate explicitly by synchronization operations on shared variables, which involves
 - □ Thread creation and join
 - Reading and writing flags
 - Using locks and semaphores (e.g. to enforce mutual exclusion)



- Uniform memory access (UMA) shared memory machine
 - □ Each processor has uniform access to memory
 - □ Symmetric multiprocessors (SMP)
- No local/private memory, private variables are put in shared memory
- Cache makes access to private variables seem "local"




Programming model

Machine model




- Nonuniform memory access (NUMA) shared memory machine
 - Memory access time depends on location of data relative to processor
 - Local access is faster
- No local/private memory, private variables are put in shared memory





- Distributed shared memory machine (DSM)
- Logically shared address space
 - □ Remote memory access is more expensive (NUMA)
 - Remote memory access requires communication, automatic either done in hardware or via software layer



Programming model

Machine model



Programming Model 1 $A_j = \sum_{i=(j-1)k+1}^{jk} f(a_i)$

$$A_j = \sum_{i=(j-1)k+1}^{jk} f(a_i)$$
 $A = \sum_{i=1}^{P} A_i$

Thread 1

Thread 2

```
shared A
shared A[1..2]
private i

A[1] := 0
for i = 1..N/2
    A[1] := A[1]+f(a[i])
A := A[1] + A[2]
shared A
shared A[1..2]
shared A[1]
shared A[1..2]
shared A[2]
shar
```

What could go wrong?



Programming Model 1 $A_j = \sum_{i=(j-1)k+1}^{jk}$

$$A_j = \sum_{i=(j-1)k+1}^{jk} f(a_i)$$
$$A = \sum_{i=1}^{P} A_i$$

Thread 1

Thread 2

```
A[1] := A[1]+f(a[0]) ...

A[1] := A[1]+f(a[1]) A[2] := A[2]+f(a[10])

A[1] := A[1]+f(a[2]) A[2] := A[2]+f(a[11])

...

A[1] := A[1]+f(a[9]) ...

A[1] := A[1]+A[2] ...

A[2] := A[2]+f(a[19])
```

Thread 2 has not completed in time



Programming Model 1 $A_j = \sum_{i=(j-1)k+1}^{jk} f(a_i)$

$$A_j = \sum_{i=(j-1)k+1}^{jk} f(a_i)$$
$$A = \sum_{i=1}^{P} A_i$$

Thread 1

Thread 2

```
shared A
shared A[1..2]
private i

A := 0
A[1] := 0
for i = 1..N/2
   A[1] := A[1]+f(a[i])
A := A + A[1]
```

shared A
shared A[1..2]
private i

A := 0
A[2] := 0
for i = N/2+1..N
 A[2] := A[2]+f(a[i])
A := A + A[2]

What could go wrong?



$$A_j = \sum_{i=(j-1)k+1}^{jk} f(a_i)$$
$$A = \sum_{i=1}^{P} A_i$$

Thread 1 Thread 2

```
A[2] := A[2] + f(a[10])
A[1] := A[1] + f(a[0])
A[1] := A[1] + f(a[1])
                                  A[2] := A[2] + f(a[11])
A[1] := A[1]+f(a[2])
                                  A[2] := A[2] + f(a[12])
A := A + A[1]
                                 A := A + A[2]
                  Race condition
reg1 = A
                                  reg1 = A
reg2 = A[1]
                                  reg2 = A[2]
reg1 = reg1 + reg2
                                  reg1 = reg1 + reg2
A = reg1
                                  A = reg1
```

Instructions from different threads can be interleaved arbitrarily: the resulting value of A can be A[1], A[2], or A[1]+A[2]



Programming Model 1 $A_j = \sum_{i=(j-1)k+1}^{jk} f(a_i)$

$$A_j = \sum_{i=(j-1)k+1}^{jk} f(a_i)$$

$$A = \sum_{i=1}^{P} A_i$$

Thread 1

Thread 2

```
shared A
shared A[1..2]
private i

A[1] := 0
for i = 1..N/2
    A[1] := A[1]+f(a[i])
atomic A := A + A[1]

shared A
```

Solution with atomic operations to prevent race condition



Programming Model 1 $A_j = \sum_{i=(j-1)k+1}^{jk}$

$$A_j = \sum_{i=(j-1)k+1}^{jk} f(a_i)$$
$$A = \sum_{i=1}^{P} A_i$$

Thread 1

Thread 2

```
shared A
                                            shared A
        shared A[1..2]
                                            shared A[1..2]
        private i
                                            private i
        A[1] := 0
                                            A[2] := 0
                                            for i = N/2+1..N
        for i = 1..N/2
           A[1] := A[1]+f(a[i])
                                              A[2] := A[2]+f(a[i])
        lock
A := A + A[1]
unlock
                                            lock
Critical
section
                                            A := A + A[2]
                                            unlock
```

Solution with locks to ensure mutual exclusion (But this can still go wrong when an FP add exception is raised, jumping to an exception handler without unlocking)



Programming Model 1 $A_j = \sum_{i=(j-1)k+1}^{jk} f(a_i)$ $A = \sum_{i=(j-1)k+1}^{P} A_i$

$$A_j = \sum_{i=(j-1)k+1}^{jk} f(a_i)$$
$$A = \sum_{i=1}^{P} A_i$$

Thread 1

Thread 2

```
shared A
                                          shared A
        private Aj
                                          private Aj
        private i
                                          private i
        Aj := 0
                                          Aj := 0
        for i = 1..N/2
                                          for i = N/2+1..N
          Aj := Aj+f(a[i])
                                            Aj := Aj+f(a[i])
                                          lock
Critical
section
                                          A := A + Aj
                                          unlock
```

Note that the A[1] and A[2] are just local, so make them private

HPC 2/7/17



Programming Model 1 $A_j = \sum_{i=(j-1)k+1}^{jk} f(a_i)$

$$A_j = \sum_{i=(j-1)k+1}^{jk} f(a_i)$$
 $A = \sum_{i=1}^{P} A_i$

Thread 1

Thread 2

shared A

```
shared A
private Aj
private i

Aj := 0
for i = 1..N/2
    Aj := Aj+f(a[i])

Critical
section

Critical
section

lock
A := A + Aj
unlock
... := A
```

```
private Aj
private i

Aj := 0
for i = N/2+1..N
   Aj := Aj+f(a[i])
lock
A := A + Aj
unlock
... := A
```

What could go wrong?



Programming Model 1 $A_j = \sum_{i=(j-1)k+1}^{jk} f(a_i)$

$$A_j = \sum_{i=(j-1)k+1}^{jk} f(a_i)$$
$$A = \sum_{i=1}^{P} A_i$$

Thread 1


Thread 2

```
shared A
                                   shared A
private Aj
                                   private Aj
private i
                                   private i
Aj := 0
                                   Aj := 0
for i = 1..N/2
                                   for i = N/2+1..N
  Aj := Aj+f(a[i])
                                     Aj := Aj+f(a[i])
lock
                                   lock
A := A + Aj
                                   A := A + Aj
                                   unlock
unlock
                                   barrier \vdash All procs synchronize
barrier
... := A
                                   \dots := A
```

With locks, private A_i , and barrier synchronization



- Shared address space (shared memory) programming
- Data parallel programming
 - Single thread of control consisting of parallel operations
 - □ Parallel operations are applied to (a specific segment of) a data structure, such as an array
- Communication is implicit
- Synchronization is implicit





E.g. data parallel programming with a vector machine

One instruction executes across multiple data elements,

typically in a pipelined fashion

Programming model

(a) x:=f(a) (x) A:=A+x (A) (a) x:=f(a) (x) A:=A+x (A)

Machine model



- Data parallel programming with a SIMD machine
- Large number of (relatively) simple processors
 - □ Like multimedia extensions (MMX/SSE/AltiVec) on uniprocessors, but with scalable processor grids
- A control processor issues instructions to simple processors
 - □ Each processor executes the same instruction (in lock-step)
 - □ Processors are selectively turned off for control flow in program

```
REAL, DIMENSION(6) :: a,b
...
WHERE b /= 0.0
a = a/b
ENDWHERE
```

Fortran 90 / HPF (High-Performance Fortran)














Lock-step execution by an array of processors with some processors temporarily turned off



- Message passing programming
- Program is a set of named processes
 - Process has thread of control and local memory with local address space
- Processes communicate via explicit data transfers
 - ☐ Messages between source and destination, where source and destination are named processors P0...Pn (or compute nodes)
 - ☐ Logically shared data is explicitly partitioned over local memories
 - Communication with send/recv via standard message passing libraries, such as MPI and PVM



- Message passing programming
- Each node has a network interface
 - □ Communication and synchronization via network
 - Message latency and bandwidth is dependent on network topology and routing algorithms



Programming model


Machine model




- Message passing programming
- Each node has a network interface
 - Communication and synchronization via network

Message latency and bandwidth is dependent on network

topology and routing algorithms




Programming model






- Message passing programming
- Each node has a network interface
 - □ Communication and synchronization via network
 - Message latency and bandwidth is dependent on network topology and routing algorithms



Programming model



Machine model


Message passing over hypercube

2/7/17

HPC



- Message passing programming
- On shared memory machine
 - Communication and synchronization via shared memory
 - □ Message passing library copies data (messages) in memory, less efficient (MPI call overhead) but portable





Programming Model 3 $A_j = \sum_{i=(i-1)k}^{jk}$

$$A_j = \sum_{i=(j-1)k+1}^{jk} f(a_i)$$
$$A = \sum_{i=1}^{P} A_i$$

Processor 1

A1 := 0
for i = 1..N/2
 A1 := A1+f(a1[i])
receive A2 from P2
A := A1 + A2
send A to P2

Processor 2

A2 := 0

for i = 1..N/2

A2 := A2+f(al[i])

send A2 to P1

receive A from P1

Solution with message passing, where global a [1..N] is distributed such that each processor has a local array al [1..N/2]



Programming Model 3 $A_j = \sum_{i=(j-1)k}^{jk}$

$$A_j = \sum_{i=(j-1)k+1}^{jk} f(a_i)$$
 $A = \sum_{i=1}^{P} A_i$

Processor 1

Processor 2

Alternative solution with message passing, where global a [1..N] is distributed such that each processor has a local array al [1..N/2]

What could go wrong?



$$A_j = \sum_{i=(j-1)k+1}^{jk} f(a_i)$$
$$A = \sum_{i=1}^{P} A_i$$

Processor 1

Processor 2


Deadlock with synchronous blocking send operations: both processors wait for data to be send to a receiver that is not ready to accept the message

Blocking and non-blocking versions of send/recv operations are available in message passing libraries: compare connection-oriented with rendezvous (telephone) to connectionless (mailbox)



- Hybrid systems: clusters of SMPs
- Shared memory within SMP, message passing outside
- Programming model with three choices:
 - □ Treat as "flat" system: always use message passing, even within an SMP
 - Advantage: ease of programming and portability
 - Disadvantage: ignores SMP memory hierarchy and advantage of UMA shared address space
 - Program in two layers: shared memory programming and message passing
 - Advantage: better performance (use UMA/NUMA intelligently)
 - Disadvantage: harder (and ugly!) to program
 - □ Program in three layers: SIMD (e.g. SSE instructions) per core, shared memory programming between cores on an SMP node, and message passing between nodes








- Bulk synchronous processing (BSP)
- A BSP superstep consists of three phases
 - Compute phase: processes operate on local data (also read access to shared memory on SMP)
 - 2. Communication phase: all processes cooperate in exchange of data or reduction of global data
 - 3. Barrier synchronization
- A parallel program is composed of supersteps
 - Ensures that computation and communication phases are completed before the next superstep
- Simplicity of data parallel programming, without the restrictions





- The cost of a BSP superstep s is composed of three parts
 - \square w_s local computation cost of s
 - \Box h_s is the number of messages send in superstep s
 - □ *l* is the barrier cost
- The total cost of a program with S supersteps is

$$W + Hg + Sl = \sum_{s=1}^{S} w_s + g \sum_{s=1}^{S} h_s + Sl$$

where g is the communication cost such that it takes gh time to send h messages



Summary

- Goal is to distinguish the programming model from underlying hardware
- Message passing, data parallel, BSP
 - □ Objective is portable *correct* code
- Hybrid
 - Tuning for the architecture
 - □ Objective is portable *fast* code
 - Algorithm design challenge (less uniformity)
 - □ Implementation challenge at all levels (fine to coarse grain)
 - Blocking at loop and data level (compiler and programmer)
 - SIMD vectorization at loop level (compiler and programmer)
 - Shared memory programming for each node (OpenMP)
 - Message passing between nodes (MPI)