LOGIC DESIGN

We already know that the language of the machine is binary — that is, sequences of 1’s and 0’s. But why is this?

At the hardware level, computers are streams of signals. These signals only have two states of interest, high voltage and low voltage.

Binary is merely a natural abstraction for the underlying signals. Rather than talking about voltage levels, we talk about logically true signals (having a value 1) and logically false signals (having a value 0).

We might also say that logically true signals are asserted, while logically false signals are deasserted.
Logic Blocks are programmable logic components which take some input and produce some output according to a set of logical rules.

- **Combinational Logic Blocks** — depend only on a set of inputs. Any given input will always result in the same output.

- **Sequential Logic Blocks** — maintain an internal state, which may affect the output obtained for a given set of input values.
Defining a combinational logic block is as simple as defining the output values for all of the possible sets of input values.

Because our input takes only one of two values — 0 or 1 — for \( n \) inputs, there are \( 2^n \) possible input combinations.

As long as we can define the output for each of these combinations, our combinational logic block is fully defined.
Consider a logic function with three inputs, A, B, and C, and three outputs, D, E, and F. D is true if at least one input is true, E is true if exactly two inputs are true, and F is true only if all three inputs are true. Show the truth table for this function.

The truth table will contain $2^3 = 8$ entries.
# Truth Tables

<table>
<thead>
<tr>
<th>Inputs</th>
<th>Outputs</th>
</tr>
</thead>
<tbody>
<tr>
<td>A</td>
<td>B</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table>
We can also express logic functions using Boolean algebra. In Boolean algebra, all variables can either have the value 0 or 1. We also have the following operations available:

• The OR operator: \( A + B \). The result is 1 if either of the variables is 1. Also known as a logical sum.

• The AND operator: \( A \cdot B \). The result is 1 if both of the variables are 1. Also known as a logical product.

• The NOT operator: \( \bar{A} \). The result is 1 only if the value of the variable is 0.
The following laws and identities may be helpful in manipulating logic equations:

- **Identity laws:** $A + 0 = A$ and $A \cdot 1 = A$.
- **Zero and One laws:** $A + 1 = 1$ and $A \cdot 0 = 0$.
- **Inverse laws:** $A + \bar{A} = 1$ and $A \cdot \bar{A} = 0$.
- **Commutative laws:** $A + B = B + A$ and $A \cdot B = B \cdot A$.
- **Associative laws:** $A + (B + C) = (A + B) + C$ and $A \cdot (B \cdot C) = (A \cdot B) \cdot C$.
- **Distributive laws:** $A \cdot (B + C) = A \cdot B + A \cdot C$ and $A + (B \cdot C) = (A \cdot B) + (A \cdot C)$.
DEMORGAN’S LAWS

Additionally, we have the transformation rules:

\[ A \cdot B \leftrightarrow \bar{A} + \bar{B} \]

\[ A + B \leftrightarrow \bar{A} \cdot \bar{B} \]
Consider a logic function with three inputs, A, B, and C, and three outputs, D, E, and F. D is true if at least one input is true, E is true if exactly two inputs are true, and F is true only if all three inputs are true. Write the logic equations for D, E, and F.
Consider a logic function with three inputs, A, B, and C, and three outputs, D, E, and F. D is true if at least one input is true, E is true if exactly two inputs are true, and F is true only if all three inputs are true. Write the logic equations for D, E, and F.

- \( D = A + B + C \)
- \( E = ((A \cdot B) + (B \cdot C) + (C \cdot A)) \cdot (A \cdot B \cdot C) \)
- \( F = A \cdot B \cdot C \)
Logic blocks are built from logic gates which implement basic logic functionality.

### AND

\[ C = A \cdot B \]

### OR

\[ C = A + B \]

### NOT

\[ C = \overline{A} \]

Here our AND and OR gates accept two input values, but since AND and OR are both commutative and associative, they can have any number of input values.
Note that it is common to avoid explicit NOT gates in favor of bubbles around the input output lines. For example,

\begin{center}
\begin{tikzpicture}
\node [draw, shape=and gate] (a) at (0,0) {};
\node (b) at (0,-1) {}; \node [draw, shape=not gate] (c) at (1,-1) {};
\node (d) at (1,0) {};
\node (e) at (1,-2) {}; \node [draw, shape=or gate] (f) at (2,-2) {};
\node (g) at (2,-1) {};
\node (h) at (2,-3) {}; \node [draw, shape=not gate] (i) at (3,-3) {};
\node (j) at (3,-2) {};
\node (k) at (3,-4) {}; \node [draw, shape=and gate] (l) at (4,-4) {};
\node (m) at (4,-3) {};
\node (n) at (4,-5) {}; \node [draw, shape=not gate] (o) at (5,-5) {};
\node (p) at (5,-4) {};
\node (q) at (5,-6) {}; \node [draw, shape=or gate] (r) at (6,-6) {};
\node (s) at (6,-5) {};
\node (t) at (6,-7) {}; \node [draw, shape=not gate] (u) at (7,-7) {};
\node (v) at (7,-6) {};
\node (w) at (7,-8) {}; \node [draw, shape=and gate] (x) at (8,-8) {};
\node (y) at (8,-7) {};
\node (z) at (8,-9) {}; \node [draw, shape=not gate] (aa) at (9,-9) {};
\node (bb) at (9,-8) {};
\node (cc) at (9,-10) {}; \node [draw, shape=or gate] (dd) at (10,-10) {};
\node (ee) at (10,-9) {};
\node (ff) at (10,-11) {}; \node [draw, shape=not gate] (gg) at (11,-11) {};
\node (hh) at (11,-10) {};
\node (ii) at (11,-12) {}; \node [draw, shape=and gate] (jj) at (12,-12) {};
\node (kk) at (12,-11) {};
\node (ll) at (12,-13) {}; \node [draw, shape=not gate] (mm) at (13,-13) {};
\node (nn) at (13,-12) {};
\node (oo) at (13,-14) {}; \node [draw, shape=or gate] (pp) at (14,-14) {};
\node (qq) at (14,-13) {};
\node (rr) at (14,-15) {}; \node [draw, shape=not gate] (tt) at (15,-15) {};
\node (uu) at (15,-14) {};
\node (vv) at (15,-16) {}; \node [draw, shape=and gate] (ww) at (16,-16) {};
\node (xx) at (16,-15) {};
\node (yy) at (16,-17) {}; \node [draw, shape=not gate] (zz) at (17,-17) {};
\node (aa) at (17,-16) {};
\node (bb) at (17,-18) {}; \node [draw, shape=or gate] (cc) at (18,-18) {};
\node (dd) at (18,-17) {};
\node (ee) at (18,-19) {}; \node [draw, shape=not gate] (ff) at (19,-19) {};
\node (gg) at (19,-18) {};
\node (hh) at (19,-20) {}; \node [draw, shape=and gate] (ii) at (20,-20) {};
\node (jj) at (20,-19) {};
\node (kk) at (20,-21) {}; \node [draw, shape=not gate] (mm) at (21,-21) {};
\node (nn) at (21,-20) {};
\node (oo) at (21,-22) {}; \node [draw, shape=or gate] (pp) at (22,-22) {};
\node (qq) at (22,-21) {};
\node (rr) at (22,-23) {}; \node [draw, shape=not gate] (tt) at (23,-23) {};
\node (uu) at (23,-22) {};
\node (vv) at (23,-24) {}; \node [draw, shape=and gate] (ww) at (24,-24) {};
\node (xx) at (24,-23) {};
\node (yy) at (24,-25) {}; \node [draw, shape=not gate] (zz) at (25,-25) {};
\node (aa) at (25,-24) {};
\node (bb) at (25,-26) {}; \node [draw, shape=or gate] (cc) at (26,-26) {};
\node (dd) at (26,-25) {};
\node (ee) at (26,-27) {}; \node [draw, shape=not gate] (ff) at (27,-27) {};
\node (gg) at (27,-26) {};
\end{tikzpicture}
\end{center}

can also be represented as

\begin{center}
\begin{tikzpicture}
\node [draw, shape=and gate] (a) at (0,0) {};
\node (b) at (0,-1) {}; \node [draw, shape=not gate] (c) at (1,-1) {};
\node (d) at (1,0) {};
\node (e) at (1,-2) {}; \node [draw, shape=or gate] (f) at (2,-2) {};
\node (g) at (2,-1) {};
\node (h) at (2,-3) {}; \node [draw, shape=not gate] (i) at (3,-3) {};
\node (j) at (3,-2) {};
\node (k) at (3,-4) {}; \node [draw, shape=and gate] (l) at (4,-4) {};
\node (m) at (4,-3) {};
\node (n) at (4,-5) {}; \node [draw, shape=not gate] (o) at (5,-5) {};
\node (p) at (5,-4) {};
\node (q) at (5,-6) {}; \node [draw, shape=or gate] (r) at (6,-6) {};
\node (s) at (6,-5) {};
\node (t) at (6,-7) {}; \node [draw, shape=not gate] (u) at (7,-7) {};
\node (v) at (7,-6) {};
\node (w) at (7,-8) {}; \node [draw, shape=and gate] (x) at (8,-8) {};
\node (y) at (8,-7) {};
\node (z) at (8,-9) {}; \node [draw, shape=not gate] (aa) at (9,-9) {};
\node (bb) at (9,-8) {};
\node (cc) at (9,-10) {}; \node [draw, shape=or gate] (dd) at (10,-10) {};
\node (ee) at (10,-9) {};
\node (ff) at (10,-11) {}; \node [draw, shape=not gate] (gg) at (11,-11) {};
\node (hh) at (11,-10) {};
\node (ii) at (11,-12) {}; \node [draw, shape=and gate] (jj) at (12,-12) {};
\node (kk) at (12,-11) {};
\node (ll) at (12,-13) {}; \node [draw, shape=not gate] (mm) at (13,-13) {};
\node (nn) at (13,-12) {};
\node (oo) at (13,-14) {}; \node [draw, shape=or gate] (pp) at (14,-14) {};
\node (qq) at (14,-13) {};
\node (rr) at (14,-15) {}; \node [draw, shape=not gate] (tt) at (15,-15) {};
\node (uu) at (15,-14) {};
\node (vv) at (15,-16) {}; \node [draw, shape=and gate] (ww) at (16,-16) {};
\node (xx) at (16,-15) {};
\node (yy) at (16,-17) {}; \node [draw, shape=not gate] (zz) at (17,-17) {};
\node (aa) at (17,-16) {};
\node (bb) at (17,-18) {}; \node [draw, shape=or gate] (cc) at (18,-18) {};
\node (dd) at (18,-17) {};
\node (ee) at (18,-19) {}; \node [draw, shape=not gate] (ff) at (19,-19) {};
\node (gg) at (19,-18) {};
\end{tikzpicture}
\end{center}

What logic equation does this gate sequence represent?
Note that it is common to avoid explicit NOT gates in favor of bubbles around the input output lines. For example,

\[ C = \overline{A} + B \]

What logic equation does this gate sequence represent?
Any logical function can be represented using only the AND, OR, and NOT gates.

Furthermore, all logical functions can be constructed with only a single gate type, as long as the gate is an inverting gate with multiple inputs. Two common gates that fit these criteria are NOR and NAND. These gates are known as *universal* gates.

- **NOR** implements the logical function \( C = \overline{A + B} \)
- **NAND** implements the logical function \( C = \overline{A \cdot B} \)

*Fun side note:* you can make a similar simple statement about quantum computers! It is possible to implement any quantum gate using only single-bit gates and a two-bit controlled-NOT gate. This is a *universal* quantum gate set.
A decoder is a logic block with $n$ input bits and $2^n$ output bits. Only one output bit is set, or asserted, for each combination of input bits.

A decoder essentially translates the input signal into a signal that corresponds to the binary value of the $n$-bit input.

For example, let’s say the input signal is 011 for a decoder accepting 3 bits. This corresponds to the decimal value 3. So, the output signal becomes 00001000. The output signal has $2^3 = 8$ bits and all are zeroed out except for the bit at index 3 (where index 0 is the rightmost bit).
Here is the truth table for the example decoder depicted in the previous slide.

<table>
<thead>
<tr>
<th>In0</th>
<th>In1</th>
<th>In2</th>
<th>Out7</th>
<th>Out6</th>
<th>Out5</th>
<th>Out4</th>
<th>Out3</th>
<th>Out2</th>
<th>Out1</th>
<th>Out0</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
</tbody>
</table>
Multiplexors, or selectors, are logic functions whose output value is one of its input values, determined by a selector value.

The multiplexor on the left has two input values, A and B. There is an additional input value S, the selector (or control) value. The selector value determines which of the input values, A or B, will be used as the output value.
As stated before, all logic functions can be implemented using only AND, OR, and NOT. Below is the gate implementation of our example multiplexor.

\[ C = (A \cdot \bar{S}) + (B \cdot S') \]
MULTIPLEXORS

Clearly, with only two data inputs, our selector can uniquely identify the selected input value using only a single selector input. We can select A if S is false (0) and B if S is true (1). But what if we want more than two data inputs?

To uniquely identify each of $n$ data input values, we’ll need $\lceil \log_2 n \rceil$ selector input values.

It’s easy to convince ourselves of this. Using $n$ bits, we can represent the decimal range 0 through $(2^n - 1)$. Therefore, $\log_2 n$ bits can be used to represent the range 0 through $(2^\log_2 n - 1)$, or 0 through $(n - 1)$.
So, to implement a multiplexor with \( n \) data inputs and \( \lfloor \log_2 n \rfloor \) selector inputs, we can implement the following.

- A decoder that generates \( n \) signals, each indicating a different input value.
- An array of \( n \) AND gates, each combining one of the inputs with a signal from the decoder.
- A large OR gate that takes an input all of the outputs of the AND gates.
As an example, let’s say we want to implement a multiplexor which accepts 4 input bits. We will need 2 selector bits. The selector bits can take on the values 00, 01, 10, 11. Let’s say our selector-bits decoder uses the following truth table.

We associate Out0 with data input A, Out1 with data input B, and so on. So our multiplexor can be implemented with the following logic equation:

\[(A \cdot \text{Out0}) + (B \cdot \text{Out1}) + (C \cdot \text{Out2}) + (D \cdot \text{Out3})\]

If the selector bits are 10, the decoder will give us the output bits 0100. Only C will be logically multiplied by 1, zeroing out the other contributions.
TWO-LEVEL LOGIC

We already know that we can implement any logic function using only AND, OR, and NOT gates.

Furthermore, we can write any logic function in a standard form which has the following features:

• Every input is either a true or complemented variable (i.e. \( A \) or \( \bar{A} \)).

• There are only two levels of gates — one being AND and the other being OR.

• Possibly a negation on the final output.

This canonical form is known as two-level representation.
TWO-LEVEL LOGIC

There are two alternative forms of two-level representation.

- **Sum of Products**
  - A logical sum (OR) is taken over a collection of logical products (AND).
  - Example: \((A \cdot B \cdot \bar{C}) + (A \cdot C \cdot \bar{B}) + (B \cdot C \cdot \bar{A})\)

- **Product of Sums**
  - A logical product (AND) is taken over a collection of logical sums (OR).
  - Example: \((\bar{A} + B + C) \cdot (\bar{A} + C + B) \cdot (\bar{B} + \bar{C} + A)\)
What is the advantage of using this canonical form of two-level representation? Take for example the logic equation we found for E a few slides ago.

\[ E = (((A \cdot B) + (B \cdot C) + (C \cdot A)) \cdot (A \cdot B \cdot C)) \]

This equation has three levels of logic. Think of it this way: we must first perform \((A \cdot B)\), \((B \cdot C)\), and \((C \cdot A)\). The results of these are logically summed, after which the result is logically multiplied with another Boolean expression. So we have three steps.

The canonical form below has only two steps, but performs the same logical function:

\[ E = (A \cdot B \cdot \bar{C}) + (A \cdot C \cdot \bar{B}) + (B \cdot C \cdot \bar{A}) \]
TWO-LEVEL LOGIC

It’s a bit harder to see why every logical function can be represented in the canonical forms so let’s look at an example.

<table>
<thead>
<tr>
<th>A</th>
<th>B</th>
<th>C</th>
<th>D</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table>

Here, we have three input values A, B, and C and output value D. Let’s try to construct the sum-of-products representation of D.
First, we note that there are only four input combinations which result in a value of true for D. These combinations are 001, 010, 100, and 111. We will just refer to them as T1, T2, T4, and T7. So, we can at least say the following:

\[ D = T1 + T2 + T4 + T7 \]

In other words, if have any of those sequences as input, then D must be true.
Now, we can express each of our sequences in terms of the input values. Take $T_1$ for example.

$$T_1 = \bar{A} \cdot \bar{B} \cdot C$$

In other words, $T_1$ is only true if $A$ is false and $B$ is false and $C$ is true. For the other sequences, we have the following:

$$T_2 = \bar{A} \cdot B \cdot \bar{C}$$

$$T_4 = A \cdot \bar{B} \cdot \bar{C}$$

$$T_7 = A \cdot B \cdot C$$
Finally, we can replace our T terms to get the following equation for D:

\[ D = (\overline{A} \cdot \overline{B} \cdot C) + (\overline{A} \cdot B \cdot \overline{C}) + (A \cdot \overline{B} \cdot \overline{C}) + (A \cdot B \cdot C) \]

This is our canonical sum-of-products representation of D.
The sum-of-products representation is implemented by the programmable logic array (PLA). A PLA is composed of:

- A set of inputs and corresponding input complements.
- An array of AND gates that implement the first level of logic and form a set of product terms, or minterms.
- An array of OR gates, each of which forms a logical sum of any number of minterms.

Note that the contents of a PLA are fixed when the PLA is constructed but an equivalent structure called a PAL can be programmed electronically.
A PLA can directly implement the truth table of a set of logic functions with multiple inputs and outputs. Let’s look at an example using the truth table from earlier.

<table>
<thead>
<tr>
<th></th>
<th>A</th>
<th>B</th>
<th>C</th>
<th>D</th>
<th>E</th>
<th>F</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table>

A, B, and C are input values. D, E, and F are output values.
To construct the PLA, we can perform a process similar to constructing the sum-of-products representation of a logical equation.

First we note that there are only seven sequences which result in a truth value for any of the output values D, E, or F.
The logic functions for D, E, and F can be expressed in terms of these sequences.

\[ D = T1 + T2 + T3 + T4 + T5 + T6 + T7 \]

\[ E = T4 + T5 + T6 \]

\[ F = T7 \]
The logic functions for D, E, and F can be expressed in terms of these sequences.

\[
D = T_1 + T_2 + T_3 + T_4 + T_5 + T_6 + T_7
\]
\[
E = T_4 + T_5 + T_6
\]
\[
F = T_7
\]

And each sequence can be expressed in terms of A, B, and C. For example,

\[
T_1 = A \cdot \overline{B} \cdot \overline{C}
\]
**PROGRAMMABLE LOGIC ARRAYS**

<table>
<thead>
<tr>
<th>A</th>
<th>B</th>
<th>C</th>
<th>D</th>
<th>E</th>
<th>F</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
</tbody>
</table>

So, our products (or minterms) are:
- \( T_1 = A \cdot \bar{B} \cdot \bar{C} \)
- \( T_2 = \bar{A} \cdot B \cdot \bar{C} \)
- \( T_3 = \bar{A} \cdot \bar{B} \cdot C \)
- \( T_4 = A \cdot B \cdot \bar{C} \)
- \( T_5 = A \cdot \bar{B} \cdot C \)
- \( T_6 = \bar{A} \cdot B \cdot C \)
- \( T_7 = A \cdot B \cdot C \)

And our sums of products are:
- \( D = T_1 + T_2 + T_3 + T_4 + T_5 + T_6 + T_7 \)
- \( E = T_4 + T_5 + T_6 \)
- \( F = T_7 \)
So, our products (or minterms) are:

\[
\begin{align*}
T1 &= A \cdot \bar{B} \cdot \bar{C} \\
T2 &= \bar{A} \cdot B \cdot \bar{C} \\
T3 &= \bar{A} \cdot \bar{B} \cdot C \\
T4 &= A \cdot B \cdot \bar{C} \\
T5 &= \bar{A} \cdot \bar{B} \cdot C \\
T6 &= \bar{A} \cdot B \cdot C \\
T7 &= A \cdot B \cdot C
\end{align*}
\]

And our sums of products are:

\[
\begin{align*}
D &= T1 + T2 + T3 + T4 + T5 + T6 + T7 \\
E &= T4 + T5 + T6 \\
F &= T7
\end{align*}
\]
The Arithmetic Logic Unit (ALU) is the central component of the computing process—it performs all of the arithmetic and logical operations.

We can construct an ALU using only the AND, OR, NOT, and multiplexor logic blocks.

Since the MIPS word is 32 bits, our ALU needs to handle 32 bit inputs but we can start by creating a 1 bit ALU and then extend our ALU for 32 bits.
We start with implementing an ALU that performs AND and OR operations. Our input values are $a$ and $b$. Our circuit performs $a \cdot b$ and $a + b$. The actual result is selected using a multiplexor where the selector value 0 indicates an AND operation and the selector value 1 indicates an OR operation.

If $a$ has the value 1 and $b$ has the value 0, then a selector value of 1 will cause the result to be 1 while a selector value of 0 will cause the result to be 0.
ARITHMETIC LOGIC UNIT

Now we need to add addition to our ALU. We will represent the adder as a black box which hides the implementation details of addition except to say that our adder must accept two inputs for the operands and have one output for the result.

We must additionally include a CarryIn input and a CarryOut output. Why do we need these? Consider the example below.

```
  1 0 1 0
+ 1 1
```
Now we need to add addition to our ALU. We will represent the adder as a black box which hides the implementation details of addition except to say that our adder must accept two inputs for the operands and have one output for the result.

We must additionally include a CarryIn input and a CarryOut output. Why do we need these? Consider the example below.

\[
\begin{array}{c}
1 & 0 & 1 & 0 \\
+ & 1 & 1 \\
\hline
1 & 1 & 0 & 1
\end{array}
\]
Now we need to add addition to our ALU. We will represent the *adder* as a *black box* which hides the implementation details of addition except to say that our adder must accept two inputs for the operands and have one output for the result.

We must additionally include a *CarryIn* input and a *CarryOut* output. Why do we need these? Consider the example below.

```
1 1 0 1 0
+ 1 1
---
0 1
```

Note that our adder here only works with single bit operands, so we must be able to pass the carry around when necessary.
Now we need to add addition to our ALU. We will represent the adder as a black box which hides the implementation details of addition except to say that our adder must accept two inputs for the operands and have one output for the result.

We must additionally include a CarryIn input and a CarryOut output. Why do we need these? Consider the example below.

```
  1
+ 1 1
-+---+
 1 1 0 1
  
```
Given the input bits $a$, $b$, and $\text{CarryIn}$, we can actually construct a truth table for the bits $\text{CarryOut}$ and $\text{Sum}$.

<table>
<thead>
<tr>
<th>$a$</th>
<th>$b$</th>
<th>$\text{CarryIn}$</th>
<th>$\text{CarryOut}$</th>
<th>$\text{Sum}$</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table>

Using our procedure for constructing sum-of-product canonical forms, we can easily determine that $\text{CarryOut}$ is given by the following logical equation:

$$\text{CarryOut} = (a \cdot \text{CarryIn}) + (b \cdot \text{CarryIn}) + (a \cdot b)$$

Question: Why can we leave out the last minterm?
Alright, so we have an equation for the CarryOut. Therefore, our adder at least has the following hardware:

\[
\text{CarryOut} = (a \cdot \text{CarryIn}) + (b \cdot \text{CarryIn}) + (a \cdot b)
\]

Note that the summation is left out of this diagram. If we look back at our truth table, we can obtain the following equation for the sum (try it out!). Try to design the hardware to implement this logic equation for Sum.

\[
\text{Sum} = (\overline{a} \cdot \overline{b} \cdot \text{CarryIn}) + (a \cdot \overline{b} \cdot \overline{\text{CarryIn}}) + (\overline{a} \cdot b \cdot \overline{\text{CarryIn}}) + (a \cdot b \cdot \text{CarryIn})
\]
Once we’ve implemented the CarryOut and Sum logic functions, then we can combine our adder (shown here as a black box again) with the logical operations to create a simple 1-bit ALU.

In reality, ALUs tend to have more features—it these are simply added as another selector value to the multiplexor.
Our 1-bit ALU can now perform AND, OR, and addition. To add subtraction to the mix, we need only to add the ability to negate the second operand \( b \).

Recall the rules for negating a two’s complement number:

- Invert each individual bit.
- Add 1.

Now, we can subtract by negating \( b_0, b_1, b_2, \ldots, b_{31} \) and setting the first \( \text{CarryIn} \) value to 1.
Now we need to add the ability to negate $a$.

The reason for this is so that we can implement NOR. DeMorgan’s laws tell us that $(a + b) = \overline{a} \cdot \overline{b}$.

Now, we almost have a MIPS-compliant 1-bit ALU.
We just need to add support for the `slt` operation (and overflow detection).

We do this by adding a new input value called Less, which is just for `slt` instructions. We also add a new output to the ALU called Set.

Here’s how it works: Less always has the value 0. If the selector value to the multiplexor is 3, then the Result will be 0 for every bit. The only exception is for the first bit, whose Less input will take the Set value of the 32nd bit (1 if `a-b` is negative and 0 if `a-b` is positive).
Now that we’ve implemented a 1-bit ALU, we can simply combine 32 1-bit ALUs to create a 32-bit ALU. Easy!
To hide the implementation details, we can use the universal ALU representation instead.
CLOCKS

Recall that sequential logic involves the idea of an internal state which affects the output of a logic block. In sequential logic, there is also the notion of a clock, which is used to decide when an element that contains a state should be updated.

Clocks are simply a free-running signal with a fixed cycle time (clock period). The clock period is divided into two portions: high and low voltage.
**CLOCKS**

*Edge-triggered clocking* refers to the scheme in which all state changes occur on some particular clock edge (either rising or falling).

There are, however, other *clocking methodologies* that may be implemented.
STATE ELEMENTS

*State elements* are memory elements with at least two inputs and one output.

The inputs are the data value to be written to the state element and the clock signal, which indicates when the data value should be written.

The output is the data value that was written on the previous cycle.

Some state elements are only written when there is an explicit write signal, which can only occur on the active clock edge.
A clocked system is also known as a *synchronous system*.

Below is a diagram representing the relationship between state elements and logic blocks in synchronous, sequential logic design.

Why not just shorten the clock cycle time?

There is a lower bound on the length of the clock period, which must be long enough for all state input elements to be “valid” before they are written. A signal is considered “valid” if it is stable.
SYNCHRONOUS SYSTEMS

Edge-triggered methodology allows for state elements to be used as input as well as output. The previous diagram can be condensed into the following, which uses only one state element for the combinational logic block.