LECTURE 2 Assembly
MACHINE LANGUAGE

As humans, communicating with a machine is a tedious task. We can’t, for example, just say “add this number and that number and store the result here”. Computers have no way of even beginning to understand what this means.

• As we stated before, the alphabet of the machine’s language is binary – it simply contains the digits 0 and 1.

• Continuing with this analogy, instructions are the words of a machine’s language. That is, they are meaningful constructions of the machine alphabet.

• The instruction set, then, constitutes the vocabulary of the machine. These are the words understood by the machine itself.
MACHINE LANGUAGE

To work with the machine, we need a translator.

Assembly languages serve as an intermediate form between the human-readable programming language and the machine-understandable binary form.

Generally speaking, compiling a program into an executable format involves the following stages:

High-level Language → Assembly Language → Machine Language
EXAMPLE OF TRANSLATING A C PROGRAM

High-Level Language Program

```c
swap(int v[], int k){
    int temp;
    temp = v[k];
    v[k] = v[k+1];
    v[k+1] = temp;
}
```

Assembly Language Program

```
swap:
    multi $2, $5, 4
    add $2, $4, $2
    lw $15, 0($2)
    lw $16, 4($2)
    sw $16, 0($2)
    sw $15, 4($2)
    jr $31
```

Binary Machine Language Program

```
00000000101000100000000010001100
00000000100000100001000000100001
10001101110001000000000000000000
10001110000100100000000000000100
10101110000100100000000000000000
101011011110001000000000000000100
00000011111000000000000000001000
```
MACHINE LANGUAGE

• A single human-readable high-level language instruction is generally translated into multiple assembly instructions.

• A single assembly instruction is a symbolic representation of a single machine language instruction.

• A single machine language instruction is a set of bits representing a basic operation that can be performed by the machine.

• The instruction set is the set of possible instructions for a given machine.
ADVANTAGES OF HIGH-LEVEL LANGUAGES

Requiring these translation steps may seem cumbersome but there are a couple of high-level language advantages that make this scheme worthwhile.

• High-level languages allow the programmer to think in more natural, less tedious terms – specifically in the case of application-specific languages.

• Improve programmer productivity.

• Improve program maintainability.

• Applications can be independent of the computer on which they were developed.

• Highly-optimizing compilers can produce very efficient machine code optimized for a target machine.
WHY LEARN ASSEMBLY LANGUAGE?

So, if high-level languages are so great...why bother learning assembly?

• Knowing assembly language illuminates concepts not only in computer organization, but operating systems, compilers, parallel systems, etc.

• Understanding how high-level constructs are implemented leads to more effective use of those structures.
  • Control constructs (if, do-while, etc.)
  • Pointers
  • Parameter passing (pass-by-value, pass-by-reference, etc.)

• Helps to understand performance implications of programming language features.
We will start with a lightning review of MIPS.

• MIPS is a RISC (Reduced Instruction Set Computer) instruction set, meaning that it has simple and few instructions.

• Originally introduced in the early 1980’s.

• An acronym for Microprocessor without Interlocked Pipeline Stages.

• MIPS architecture has been used in many computer products, especially in the late 80’s and early 90’s. N64, Playstation, and Playstation 2 all used MIPS implementations.

• Many ISAs that have since been designed are very similar to MIPS.

• In the mid to late 90’s, approximately 1/3 of all RISC microprocessors were MIPS implementations.
RISC ARCHITECTURE

• CISC (Complex Instruction Set Computer)
  • Intel x86

• RISC (Reduced Instruction Set Computer)
  • MIPS, Sun SPARC, IBM, PowerPC, ARM

• RISC Philosophy
  • fixed instruction lengths
  • load-store instruction sets
  • limited number of addressing modes
  • limited number of operations
THE FOUR ISA DESIGN PRINCIPLES

1. Simplicity favors regularity
   • Consistent instruction size, instruction formats, data formats
   • Eases implementation by simplifying hardware

2. Smaller is faster
   • Fewer bits to access and modify
   • Use the register file instead of slower memory

3. Make the common case fast
   • e.g. Small constants are common, thus small immediate fields should be used.

4. Good design demands good compromises
   • Compromise with special formats for important exceptions
   • e.g. A long jump (beyond a small constant)
MIPS REVIEW

Now we’ll jump right into our lightning review of MIPS. The general classes of MIPS instructions are

• Arithmetic
  • add, subtract, multiply, divide

• Logical
  • and, or, nor, not, shift

• Data transfer
  • load from or store to memory

• Transfers of control
  • jumps, branches, calls, returns
Here is an example of one of the simplest and most common MIPS instructions.

```
add $t0, $t1, $t2
```

This MIPS instruction symbolizes the machine instruction for adding the contents of register $t1 to the contents of register $t2 and storing the result in $t0.
Here is an example of one of the simplest and most common MIPS instructions.
Here is an example of one of the simplest and most common MIPS instructions.

```
add $t0, $t1, $t2
```

The corresponding binary machine instruction is

```
000000 01001 01010 01000 00000 10000
```

This portion tells the machine exactly which operation we’re performing. In this case, 100000 refers to an addition operation.
Here is an example of one of the simplest and most common MIPS instructions.

```
add $t0, $t1, $t2
```

The corresponding binary machine instruction is

```
000000 01001 01010 01000 00000 100000
```

This portion is used for shift instructions, and is therefore not used by the machine in this case.
Here is an example of one of the simplest and most common MIPS instructions.

```plaintext
add $t0, $t1, $t2
```

The corresponding binary machine instruction is

```
000000 01001 01010 01000 00000 100000
```

This portion indicates the destination register — this is where the result will be stored. Because $t0 is the 8\textsuperscript{th} register, we use 01000 to represent it.
Here is an example of one of the simplest and most common MIPS instructions.

```
add $t0, $t1, $t2
```

The corresponding binary machine instruction is

```
000000 01001 01010 01000 00000 100000
```

This portion indicates the second source register. Because $t2 is the 10th register, we use 01010 to represent it.
Here is an example of one of the simplest and most common MIPS instructions.

```
add $t0, $t1, $t2
```

The corresponding binary machine instruction is

```
000000 01001 01010 01000 00000 100000
```

This portion indicates the first source register. Because $t1 is the 9th register, we use 01001 to represent it.
Here is an example of one of the simplest and most common MIPS instructions.

```
add $t0, $t1, $t2
```

The corresponding binary machine instruction is

```
000000 01001 01010 01000 00000 100000
```

This last portion holds the operation code relevant for other types of instructions. The add operation, and others like it, always have a value of 0 here.
So now that we’ve seen an example MIPS instruction and how it directly corresponds to its binary representation, we can talk about the components of an instruction. MIPS instructions consist of operations on one or more operands. Operands in MIPS fit into one of three categories.

- Integer constants
- Registers
- Memory
Integer constant operands are used frequently. For example, while looping over an array, we might continually increment an index to access the next array element.

To avoid saving the constant elsewhere and having to retrieve it during every use, MIPS allows for immediate instructions which can include a constant directly in the instruction.

A simple example is add immediate:

```
addi $s3, $s3, 4  # adds 4 to the value in $s3 and stores in $s3
```
INTEGER CONSTANTS

• Generally represented with 16 bits, but they are extended to 32 bits before being used in an operation.

• Most operations use signed constants, although a few support unsigned.

• Integer constants can be represented in MIPS assembly instructions using decimal, hexadecimal, or octal values.

• A reflection of design principle 3, make the common case fast.
  • Because constants are used frequently, it is faster and more energy efficient to support instructions with built-in constants rather than fetching them from memory all the time.
We’ve already seen some simple register usage in our two example MIPS instructions.

```
add $t0, $t1, $t2
addi $s3, $s3, 4
```

In these instructions, $t0, $t1, $t2, and $s3 are all registers. Registers are special locations built directly into the hardware of the machine. The size of a MIPS register is 32 bits. This size is also commonly known as a word in MIPS architecture.
REGISTERS

• There are only 32 (programmer visible) 32-bit registers residing in a MIPS processor.
  • Reflects design principle 2, smaller is faster.
    • Having a small number of registers ensures that accessing a desired register is fast since they can be kept closer.
    • Also means that fewer bits can be used to identify registers → decreases instruction size.

• Registers also use much less power than memory accesses.
  • MIPS convention is to use two-character names following a dollar sign.
    • Register 0: $zero – stores the constant value 0.
    • Registers 16-23: $s0-$s7 – saved temporaries (variables in C code).
    • Registers 8-15: $t0-$t7 – temporaries.
# Registers

<table>
<thead>
<tr>
<th>Name</th>
<th>Number</th>
<th>Use</th>
</tr>
</thead>
<tbody>
<tr>
<td>$zero</td>
<td>0</td>
<td>Constant value 0.</td>
</tr>
<tr>
<td>$at</td>
<td>1</td>
<td>Assembler temporary. For resolving pseudoinstructions.</td>
</tr>
<tr>
<td>$v0-$v1</td>
<td>2-3</td>
<td>Function results and expression evaluation.</td>
</tr>
<tr>
<td>$a0-$a3</td>
<td>4-7</td>
<td>Arguments.</td>
</tr>
<tr>
<td>$t0-$t9</td>
<td>8-15, 24-25</td>
<td>Temporaries.</td>
</tr>
<tr>
<td>$s0-$s7</td>
<td>16-23</td>
<td>Saved temporaries.</td>
</tr>
<tr>
<td>$k0-$k1</td>
<td>26-27</td>
<td>Reserved for OS kernel.</td>
</tr>
<tr>
<td>$gp</td>
<td>28</td>
<td>Global pointer.</td>
</tr>
<tr>
<td>$sp</td>
<td>29</td>
<td>Stack pointer.</td>
</tr>
<tr>
<td>$fp</td>
<td>30</td>
<td>Frame pointer.</td>
</tr>
<tr>
<td>$ra</td>
<td>31</td>
<td>Return address.</td>
</tr>
</tbody>
</table>
Before we talk about memory operands, we should talk generally about how data is stored in memory.

- As we said before, memory contains both data and instructions.
- Memory can be viewed as a large array of bytes.
- The beginning of a variable or instruction is associated with a specific element of this array.
- The address of a variable or instruction is its offset from the beginning of memory.
MEMORY OPERANDS

For a large, complex data structure, there are likely many more data elements than there are registers available. However, arithmetic operations occur only on registers in MIPS.

To facilitate large structures, MIPS includes *data transfer instructions* for moving data between memory and registers.

As an example, assume we have the following C code, where A is an array of 100 words.

\[ g = h + A[8] \]
Let's say $g$ and $h$ are associated with the registers $s1$ and $s2$ respectively. Let's also say that the base address of $A$ is associated with register $s3$.

$$g = h + A[8]$$

To compile this statement into MIPS, we'll need to use the `load word` instruction to transfer $A[8]$ into a register.

```mips
lw $t0, 32($s3) # load the element at a 32 byte offset from $s3
add $s1,$s2,$t0
```

There is an equivalent `store word` instruction for storing data to memory as well.
MIPS ASSEMBLY FILE

Now, let’s turn our attention to the structure of a MIPS assembly file.

- MIPS assembly files contain a set of lines.
- Each line can be either a directive or an instruction.
- Each directive or instruction may start with a label, which provides a symbolic name for a data or instruction location.
- Each line may also include a comment, which starts with # and continues until the end of the line.
GENERAL FORMAT

.data
# allocation of memory
.text
.global main
main:
  # instructions here
  jr $ra # instruction indicating a return
### MIPS Directives

<table>
<thead>
<tr>
<th>Directive</th>
<th>Meaning</th>
</tr>
</thead>
<tbody>
<tr>
<td>.align (n)</td>
<td>Align next datum on (2^n) boundary.</td>
</tr>
<tr>
<td>.asciiz (str)</td>
<td>Place the null-terminated string (str) in memory.</td>
</tr>
<tr>
<td>.byte (b_1, \ldots, b_n)</td>
<td>Place the (n) byte values in memory.</td>
</tr>
<tr>
<td>.data</td>
<td>Switch to the data segment.</td>
</tr>
<tr>
<td>.double (d_1, \ldots, d_n)</td>
<td>Place the (n) double-precision values in memory.</td>
</tr>
<tr>
<td>.float (f_1, \ldots, f_n)</td>
<td>Place the (n) single-precision values in memory.</td>
</tr>
<tr>
<td>.global (sym)</td>
<td>The label (sym) can be referenced in other files.</td>
</tr>
<tr>
<td>.half (h_1, \ldots, h_n)</td>
<td>Place the (n) half-word values in memory.</td>
</tr>
<tr>
<td>.space (n)</td>
<td>Allocates (n) bytes of space.</td>
</tr>
<tr>
<td>.text</td>
<td>Switch to the text segment.</td>
</tr>
<tr>
<td>.word (w_1, \ldots, w_n)</td>
<td>Place the (n) word values in memory.</td>
</tr>
</tbody>
</table>
MIPS INSTRUCTIONS

General format:

<optional label> <operation> <operands>

Example:

loop: addu $t2,$t3,$t4 # instruction with a label
     subu $t2,$t3,$t4 # instruction without a label
L2:   # a label can appear on a line by itself
     # a comment can appear on a line by itself
What does this look like in memory?

```
.data
nums:
    .word  10, 20, 30
.text
.globl main
main:
    la $t0, nums
    lw $t1, 4($t0)
```
MIPS INSTRUCTION FORMATS

There are three different formats for MIPS instructions.

- **R format**
  - Used for shifts and instructions that reference only registers.

- **I format**
  - Used for loads, stores, branches, and immediate instructions.

- **J format**
  - Used for jump and call instructions.
### MIPS INSTRUCTION FORMATS

<table>
<thead>
<tr>
<th>Name</th>
<th>Field Size</th>
<th>Fields</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>6 bits</td>
<td>5 bits</td>
</tr>
<tr>
<td>R format</td>
<td>op</td>
<td>rs</td>
</tr>
<tr>
<td>I format</td>
<td>op</td>
<td>rs</td>
</tr>
<tr>
<td>J format</td>
<td>op</td>
<td></td>
</tr>
</tbody>
</table>

- **op** — instruction opcode.
- **rs** — first register source operand.
- **rt** — second register source operand.
- **rd** — register destination operand.
- **shamt** — shift amount.
- **funct** — additional opcodes.
- **immed** — offsets/ constants.
- **targaddr** — jump/call target.
MIPS INSTRUCTION FORMATS

All MIPS instructions are 32 bits – Design principle 1: simplicity favors regularity!

<table>
<thead>
<tr>
<th>Name</th>
<th>Field Size</th>
<th>Fields</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>6 bits</td>
<td>5 bits</td>
</tr>
<tr>
<td></td>
<td>5 bits</td>
<td>5 bits</td>
</tr>
<tr>
<td></td>
<td>5 bits</td>
<td>5 bits</td>
</tr>
<tr>
<td></td>
<td>6 bits</td>
<td></td>
</tr>
</tbody>
</table>

R format
| op   | rs  | rt  | rd  | shamt | funct |
I format
| op   | rs  | rt  | immed |
J format
| op   |     | targaddr |

- **op** – instruction opcode.
- **rs** – first register source operand.
- **rt** – second register source operand.
- **rd** – register destination operand.
- **shamt** – shift amount.
- **funct** – additional opcodes.
- **immed** – offsets/ constants.
- **targaddr** – jump/call target.
**MIPS INSTRUCTION FORMATS**

Make simple instructions fast and accomplish other operations as a series of simple instructions – Design principle 3: **make the common case fast!**

<table>
<thead>
<tr>
<th>Name</th>
<th>Fields</th>
</tr>
</thead>
<tbody>
<tr>
<td>Field Size</td>
<td>6 bits</td>
</tr>
<tr>
<td>R format</td>
<td>op</td>
</tr>
<tr>
<td>I format</td>
<td>op</td>
</tr>
<tr>
<td>J format</td>
<td>op</td>
</tr>
</tbody>
</table>

- op – instruction opcode.
- rs – first register source operand.
- rt – second register source operand.
- rd – register destination operand.
- shamt – shift amount.
- funct – additional opcodes.
- immed – offsets/constants.
- targaddr – jump/call target.
## MIPS R Format

- Used for shift operations and instructions that only reference registers.
- The `op` field has a value of 0 for all R format instructions.
- The `funct` field indicates the type of R format instruction to be performed.
- The `shamt` field is used only for the shift instructions (sll and srl, sra)

<table>
<thead>
<tr>
<th>Name</th>
<th>Fields</th>
</tr>
</thead>
<tbody>
<tr>
<td>Field Size</td>
<td>6 bits</td>
</tr>
<tr>
<td></td>
<td>5 bits</td>
</tr>
<tr>
<td></td>
<td>5 bits</td>
</tr>
<tr>
<td></td>
<td>5 bits</td>
</tr>
<tr>
<td></td>
<td>5 bits</td>
</tr>
<tr>
<td></td>
<td>6 bits</td>
</tr>
<tr>
<td>R format</td>
<td><code>op</code></td>
</tr>
<tr>
<td></td>
<td><code>rs</code></td>
</tr>
<tr>
<td></td>
<td><code>rt</code></td>
</tr>
<tr>
<td></td>
<td><code>rd</code></td>
</tr>
<tr>
<td></td>
<td><code>shamt</code></td>
</tr>
<tr>
<td></td>
<td><code>funct</code></td>
</tr>
</tbody>
</table>

- `op` – instruction opcode.
- `rs` – first register source operand.
- `rt` – second register source operand.
- `rd` – register destination operand.
- `shamt` – shift amount.
- `funct` – additional opcodes.
Consider the following R format instruction:

```
addu $t2, $t3, $t4
```

<table>
<thead>
<tr>
<th>Fields</th>
<th>op</th>
<th>rs</th>
<th>rt</th>
<th>rd</th>
<th>shamt</th>
<th>funct</th>
</tr>
</thead>
<tbody>
<tr>
<td>Size</td>
<td>6 bits</td>
<td>5 bits</td>
<td>5 bits</td>
<td>5 bits</td>
<td>5 bits</td>
<td>6 bits</td>
</tr>
<tr>
<td>Decimal</td>
<td>0</td>
<td>11</td>
<td>12</td>
<td>10</td>
<td>0</td>
<td>33</td>
</tr>
<tr>
<td>Binary</td>
<td>000000</td>
<td>01011</td>
<td>01100</td>
<td>01010</td>
<td>00000</td>
<td>100001</td>
</tr>
<tr>
<td>Hexadecimal</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>0x016c5021</td>
</tr>
</tbody>
</table>
**MIPS I FORMAT**

- Used for arithmetic/logical immediate instructions, loads, stores, and conditional branches.
- The $op$ field is used to identify the type of instruction.
- The $rs$ field is the source register.
- The $rt$ field is either the source or destination register, depending on the instruction.
- The $immed$ field is zero-extended if it is a logical operation. Otherwise, it is sign-extended.

<table>
<thead>
<tr>
<th>Name</th>
<th>Field Size</th>
<th>Fields</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>6 bits</td>
<td>5 bits</td>
</tr>
<tr>
<td>I format</td>
<td>$op$</td>
<td>$rs$</td>
</tr>
</tbody>
</table>
### I Format Instruction Encoding Examples

Arithmetic example:

**addiu** $t0,$t0,1

<table>
<thead>
<tr>
<th>Fields</th>
<th>op</th>
<th>rs</th>
<th>rt</th>
<th>immed</th>
</tr>
</thead>
<tbody>
<tr>
<td>Size</td>
<td>6 bits</td>
<td>5 bits</td>
<td>5 bits</td>
<td>16 bits</td>
</tr>
<tr>
<td>Decimal</td>
<td>9</td>
<td>8</td>
<td>8</td>
<td>1</td>
</tr>
<tr>
<td>Binary</td>
<td>001001</td>
<td>01000</td>
<td>01000</td>
<td>00000000000000001</td>
</tr>
<tr>
<td>Hexadecimal</td>
<td>0x25080001</td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
I FORMAT INSTRUCTION_ENCODING EXAMPLES

Memory access example:

```plaintext
lw  $s1, 100($s2)
```

<table>
<thead>
<tr>
<th>Fields</th>
<th>op</th>
<th>rs</th>
<th>rt</th>
<th>immed</th>
</tr>
</thead>
<tbody>
<tr>
<td>Size</td>
<td>6 bits</td>
<td>5 bits</td>
<td>5 bits</td>
<td>16 bits</td>
</tr>
<tr>
<td>Decimal</td>
<td>35</td>
<td>18</td>
<td>17</td>
<td>100</td>
</tr>
<tr>
<td>Binary</td>
<td>100011</td>
<td>10010</td>
<td>10001</td>
<td>00000000001100100</td>
</tr>
<tr>
<td>Hexadecimal</td>
<td></td>
<td></td>
<td></td>
<td>0x8e510064</td>
</tr>
</tbody>
</table>
I FORMAT INSTRUCTION ENCODING EXAMPLES

Conditional branch example:

```
L2: instruction
    instruction
    instruction
    beq $t6, $t7, L2
```

Note: Branch displacement is a signed value in instructions, not bytes, from the current instruction. Branches use PC-relative addressing.

<table>
<thead>
<tr>
<th>Fields</th>
<th>op</th>
<th>rs</th>
<th>rt</th>
<th>imm</th>
</tr>
</thead>
<tbody>
<tr>
<td>Size</td>
<td>6 bits</td>
<td>5 bits</td>
<td>5 bits</td>
<td>16 bits</td>
</tr>
<tr>
<td>Decimal</td>
<td>4</td>
<td>14</td>
<td>15</td>
<td>-3</td>
</tr>
<tr>
<td>Binary</td>
<td>000100</td>
<td>01110</td>
<td>01111</td>
<td>1111111111111101</td>
</tr>
<tr>
<td>Hexadecimal</td>
<td>0x11cffffd</td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
ADDRESSING MODES

• Addressing mode – a method for evaluating an operand.

• MIPS Addressing Modes
  • Immediate – operand contains signed or unsigned integer constant.
  • Register – operand contains a register number that is used to access the register file.
  • Base Displacement – operand represents a data memory value whose address is the sum of some signed constant (in bytes) and the register value referenced by the register number.
  • PC relative – operand represents an instruction address that is the sum of the PC and some signed integer constant (in words).
  • Pseudodirect – operand represents an instruction address (in words) that is the field concatenated with the upper bits of the PC.

PC Relative and Pseudodirect addressing are actually relative to PC + 4, not PC. The reason for this will become clearer when we look at the design for the processor, so we’ll ignore it for now.
MEMORY ALIGNMENT REQUIREMENTS

• MIPS requires alignment of memory references to be an integer multiple of the size of the data being accessed.

• These alignments are enforced by the compiler.

• The processor checks this alignment requirement by inspecting the least significant bits of the address.

<table>
<thead>
<tr>
<th>Type</th>
<th>Alignment Requirement</th>
</tr>
</thead>
<tbody>
<tr>
<td>Byte</td>
<td>XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX</td>
</tr>
<tr>
<td>Half</td>
<td>XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX00</td>
</tr>
<tr>
<td>Word</td>
<td>XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX000</td>
</tr>
<tr>
<td>Double</td>
<td>XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX0000</td>
</tr>
</tbody>
</table>
MIPS J FORMAT

- Used for unconditional jumps and function calls.
- The op field is used to identify the type of instruction.
- The targaddr field is used to indicate an absolute target address.

<table>
<thead>
<tr>
<th>Name</th>
<th>Fields</th>
</tr>
</thead>
<tbody>
<tr>
<td>Field Size</td>
<td>6 bits</td>
</tr>
<tr>
<td>J format</td>
<td>op</td>
</tr>
</tbody>
</table>
Jump example: \texttt{j L1}

Assume L1 is at the address 4194340 in decimal, which is \texttt{400024} in hexadecimal. We fill the target field as an address in instructions (\texttt{0x100009}) rather than bytes (\texttt{0x400024}). Jump uses \texttt{pseudo-direct} addressing to create a 32-bit address.

<table>
<thead>
<tr>
<th>Fields</th>
<th>op</th>
<th>target address</th>
</tr>
</thead>
<tbody>
<tr>
<td>Size</td>
<td>6 bits</td>
<td>26 bits</td>
</tr>
<tr>
<td>Decimal</td>
<td>2</td>
<td>1048585</td>
</tr>
<tr>
<td>Binary</td>
<td>000010</td>
<td>000001000000000000000000001001</td>
</tr>
<tr>
<td>Hexadecimal</td>
<td></td>
<td>\texttt{0x08100009}</td>
</tr>
</tbody>
</table>
Most MIPS arithmetic/logical instructions require 3 operands.

Design principle 1: Simplicity favors regularity.

Form 1: \(<operation>\) \(<dstreg>, <src1reg>, <src2reg>\)

<table>
<thead>
<tr>
<th>Example</th>
<th>Meaning</th>
<th>Comment</th>
</tr>
</thead>
<tbody>
<tr>
<td>addu $t0, $t1, $t2</td>
<td>$t0 = $t1 + $t2</td>
<td>Addition (without overflow)</td>
</tr>
<tr>
<td>subu $t1, $t2, $t3</td>
<td>$t1 = $t2 - $t3</td>
<td>Subtraction (without overflow)</td>
</tr>
</tbody>
</table>

Form 2: \(<operation>\) \(<dstreg>, <src1reg>, <constant>\)

<table>
<thead>
<tr>
<th>Example</th>
<th>Meaning</th>
<th>Comment</th>
</tr>
</thead>
<tbody>
<tr>
<td>addiu $t1,$t2,1</td>
<td>$t1 = $t2 + 1</td>
<td>Addition immediate (without overflow)</td>
</tr>
</tbody>
</table>
• Consider the following C++ source code fragment.

```cpp
unsigned int f, g, h, i, j;
...
f = (g+h) - (i+j);
```

• Assume the values of f, g, h, i, and j are associated with registers $t2$, $t3$, $t4$, $t5$, and $t6$ respectively. Write MIPS assembly code to perform this assignment assuming $t7$ is available.
USING MIPS ARITHMETIC INSTRUCTIONS

Solution (among others):

\[
\begin{align*}
\text{addu} & \quad t2, t3, t4 \quad \# \quad t2 = g + h \\
\text{addu} & \quad t7, t5, t6 \quad \# \quad t7 = i + j \\
\text{subu} & \quad t2, t2, t7 \quad \# \quad t2 = t2 - t7
\end{align*}
\]
MULTIPLY, DIVIDE, AND MODULUS INSTRUCTIONS

- Integer multiplication, division, and modulus operations can also be performed.
- MIPS provides two extra registers, hi and lo, to support division and modulus operations.

<table>
<thead>
<tr>
<th>Example</th>
<th>Meaning</th>
<th>Comment</th>
</tr>
</thead>
<tbody>
<tr>
<td>mult $t1,$t2</td>
<td>$lo = $t1 * $t2</td>
<td>Multiplication</td>
</tr>
<tr>
<td>divu $t2,$t3</td>
<td>$lo = $t2/$t3, $hi = $t2%$t3</td>
<td>Division and Modulus</td>
</tr>
<tr>
<td>mflo $t1</td>
<td>$t1 = $lo</td>
<td>Move from $lo</td>
</tr>
<tr>
<td>mfhi $t1</td>
<td>$t1 = $hi</td>
<td>Move from $hi</td>
</tr>
</tbody>
</table>
CALCULATING QUOTIENT AND REMAINDER

• Given the values $t1$ and $t2$, the following sequence of MIPS instructions assigns the quotient ($t1/t2$) to $s0$ and the remainder ($t1\%t2$) to $s1$.

  \[
  \begin{align*}
  \text{divu} & \text{ $t1,$t2} & \# \text{ perform both division and modulus operations} \\
  \text{mflo} & \text{ $s0} & \# \text{ move quotient into $s0} \\
  \text{mfhi} & \text{ $s1} & \# \text{ move remainder into $s1}
  \end{align*}
  \]
LOGICAL OPERATIONS

- Consist of bitwise Boolean operations and shifting operations.
- Shifting operations can be used to extract or insert fields of bits within a word.

<table>
<thead>
<tr>
<th>X</th>
<th>Y</th>
<th>Not X</th>
<th>X and Y</th>
<th>X or Y</th>
<th>X nand Y</th>
<th>X nor Y</th>
<th>X xor Y</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
</tbody>
</table>
General Form of MIPS Bitwise Instructions

- Bitwise instructions apply Boolean operations on each of the corresponding pairs of bits of two values.

<table>
<thead>
<tr>
<th>Example</th>
<th>Meaning</th>
<th>Comment</th>
</tr>
</thead>
<tbody>
<tr>
<td>and $t2,t3,t4</td>
<td>$t2 = t3 &amp; t4</td>
<td>Bitwise and</td>
</tr>
<tr>
<td>or $t3,t4,t5</td>
<td>$t3 = t4</td>
<td>t5</td>
</tr>
<tr>
<td>nor $t4,t3,t6</td>
<td>$t4 = ~(t3</td>
<td>t6)</td>
</tr>
<tr>
<td>xor $t7,t2,t4</td>
<td>$t7 = t2 ^ t4</td>
<td>Bitwise xor</td>
</tr>
<tr>
<td>andi $t2,t3,7</td>
<td>$t2 = t3 &amp; 7</td>
<td>Bitwise and with immediate</td>
</tr>
<tr>
<td>ori $t3,t4,5</td>
<td>$t3 = t4</td>
<td>5</td>
</tr>
<tr>
<td>xori $t7,t2,6</td>
<td>$t7 = t2 ^ 6</td>
<td>Bitwise xor with immediate</td>
</tr>
</tbody>
</table>
**GENERAL FORM OF MIPS SHIFT INSTRUCTIONS**

- Shift instructions move the bits in a word to the left or right by a specified amount.
- Shifting left (right) by \( i \) is the same as multiplying (dividing) by \( 2^i \).
- An arithmetic right shift replicates the most significant bit to fill in the vacant bits.
- A logical right shift fills in the vacant bits with zero.

<table>
<thead>
<tr>
<th>Example</th>
<th>Meaning</th>
<th>Comment</th>
</tr>
</thead>
<tbody>
<tr>
<td>sll $t2,$t3,2</td>
<td>$t2 = $t3 &lt;&lt; 2</td>
<td>Shift left logical</td>
</tr>
<tr>
<td>slv $t3,$t4,$t5</td>
<td>$t3 = $t4 &lt;&lt; $t5</td>
<td>Shift left logical variable</td>
</tr>
<tr>
<td>sra $t4,$t3,1</td>
<td>$t4 = $t3 &gt;&gt; 1</td>
<td>Shift right arithmetic (signed)</td>
</tr>
<tr>
<td>srav $t7,$t2,$t4</td>
<td>$t7 = $t2 &gt;&gt; $t4</td>
<td>Shift right arithmetic variable (signed)</td>
</tr>
<tr>
<td>srl $t2,$t3,7</td>
<td>$t2 = $t3 &gt;&gt; 7</td>
<td>Shift right logical (unsigned)</td>
</tr>
<tr>
<td>srlv $t3,$t4,$t6</td>
<td>$t3 = $t4 &gt;&gt; $t6</td>
<td>Shift right logical variable (unsigned)</td>
</tr>
</tbody>
</table>
The `lui` instruction can be used to construct large constants or addresses. It loads a 16-bit value in the 16 most significant bits of a word and clears the 16 least significant bits.

Example: load 131,071 (or 0x1ffff) into $t2.

<table>
<thead>
<tr>
<th>Form</th>
<th>Example</th>
<th>Meaning</th>
<th>Comment</th>
</tr>
</thead>
<tbody>
<tr>
<td><code>lui &lt;dreg&gt;,&lt;const&gt;</code></td>
<td><code>lui $t1,12</code></td>
<td><code>$t1 = 12 &lt;&lt; 16</code></td>
<td>Load upper immediate</td>
</tr>
</tbody>
</table>

Example: load 131,071 (or 0x1ffff) into $t2.

- **lui** $t2,1 # put 1 in the upper half of $t2
- **ori** $t2,$t2,0xffff # set all bits in the lower half

Having all instructions the same size and a reasonable length means having to construct global addresses and some constants using two instructions.

Design principle 4: **Good design demands good compromise!**
**DATA TRANSFER GENERAL FORM**

- MIPS can only access memory with load and store instructions.

**Form:** `<operation> <reg1>, <constant>(<reg2>)`

<table>
<thead>
<tr>
<th>Example</th>
<th>Meaning</th>
<th>Comment</th>
</tr>
</thead>
<tbody>
<tr>
<td>lw $t2,8($t3)</td>
<td>$t2 = Mem[$t3 + 8]</td>
<td>32-bit load</td>
</tr>
<tr>
<td>lh $t3,0($t4)</td>
<td>$t3 = Mem[$t4]</td>
<td>Signed 16-bit load</td>
</tr>
<tr>
<td>lhu $t8,2($t3)</td>
<td>$t8 = Mem[$t3 + 2]</td>
<td>Unsigned 16-bit load</td>
</tr>
<tr>
<td>lb $t4,0($t5)</td>
<td>$t4 = Mem[$t5]</td>
<td>Signed 8-bit load</td>
</tr>
<tr>
<td>lbu $t6,1($t9)</td>
<td>$t6 = Mem[$t9 + 1]</td>
<td>Unsigned 8-bit load</td>
</tr>
<tr>
<td>sw $t5,-4($t2)</td>
<td>Mem[$t2-4] = $t5</td>
<td>32-bit store</td>
</tr>
<tr>
<td>sh $t6,12($t3)</td>
<td>Mem[$t3 + 12] = $t6</td>
<td>16-bit store</td>
</tr>
<tr>
<td>sb $t7,1($t3)</td>
<td>Mem[$t3 + 1] = $t7</td>
<td>8-bit store</td>
</tr>
</tbody>
</table>
USING DATA TRANSFER INSTRUCTIONS

• Consider the following source code fragment.

```c
int a, b, c, d;
...
a = b + c - d;
```

• Assume the addresses of a, b, c, and d are in the registers $t2, $t3, $t4, and $t5, respectively. The following MIPS assembly code performs this assignment assuming $t6 and $t7 are available.

```assembly
lw $t6,0($t3)    # load b into $t6
lw $t7,0($t4)    # load c into $t7
add $t6,$t6,$t7  # $t6 = $t6 + $t7
lw $t7,0($t5)    # load d into $t7
sub $t6,$t6,$t7  # $t6 = $t6 - $t7
sw $t6,0($t2)    # store $t6 into a
```
INDEXING ARRAY ELEMENTS

• Assembly code can be written to access array elements using a variable index. Consider the following source code fragment.

```
int a[100], i;
...
a[i] = a[i] + 1;
```

• Assume the value of i is in $t0. The following MIPS code performs this assignment.

```assembly
.data
_a: .space 400
...
la $t1, _a  # load address of _a
sll $t2,$t0,2  # determine offset
add $t2,$t2,$t1  # add offset and _a
lw $t3,0($t2)  # load the value
addi $t3,$t3,1  # add 1 to the value
sw $t3,0($t2)  # store the value
```
Transfer of control instructions can cause the next instruction to be executed to be other than the next sequential instruction.

Transfers of control are used to implement control statements in high-level languages.  
- Unconditional (goto, break, continue, call, return)  
- Conditional (if-then, if-then-else, switch)  
- Iterative (while, do, for)
GENERAL FORM OF JUMP AND BRANCH

- MIPS provides direct jumps to support unconditional transfers of control to a specified location.
- MIPS provides indirect jumps to support returns and switch statements.
- MIPS provides conditional branch instructions to support decision making. MIPS conditional branches test if the values of two registers are equal or not equal.

<table>
<thead>
<tr>
<th>General Form</th>
<th>Example</th>
<th>Meaning</th>
<th>Comment</th>
</tr>
</thead>
<tbody>
<tr>
<td>j &lt;label&gt;</td>
<td>j L1</td>
<td>goto L1;</td>
<td>Direct jump (J)</td>
</tr>
<tr>
<td>jr &lt;sreg&gt;</td>
<td>jr $ra</td>
<td>goto $ra;</td>
<td>Indirect jump (R)</td>
</tr>
<tr>
<td>beq &lt;s1reg&gt;,&lt;s2reg&gt;,&lt;label&gt;</td>
<td>beq $t2, $t3, L1</td>
<td>if($t2 == $t3) goto L1;</td>
<td>Branch equal (I)</td>
</tr>
<tr>
<td>bne &lt;s1reg&gt;,&lt;s2reg&gt;,&lt;label&gt;</td>
<td>bne $t2, $t3, L1</td>
<td>if($t2 != $t3) goto L1;</td>
<td>Branch not equal (I)</td>
</tr>
</tbody>
</table>
Consider the following source code:

```c
if(i == j)
    k = k + i;
```

Translate into MIPS instructions assuming the values of i, j, and k are associated with the registers $t2, $t3, and $t4, respectively.

```mips
bne $t2,$t3,L1  # if ($t2 != $t3) goto L1
addu $t4,$t4,$t2  # k = k + i
L1:
```
MIPS provides set less than instructions that set a register to 1 if the first source register is less than the value of the second operand. Otherwise, it is set to 0.

There are versions for performing unsigned comparisons as well.

<table>
<thead>
<tr>
<th>General Form</th>
<th>Example</th>
<th>Meaning</th>
<th>Comment</th>
</tr>
</thead>
<tbody>
<tr>
<td>slt $t2,$t3,$t4</td>
<td>slt $t2,$t3,$t4</td>
<td>if($t3&lt;$t4) $t2 = 1; else $t2 = 0;</td>
<td>Compare less than (R)</td>
</tr>
<tr>
<td>sltu $t2,$t3,$t4</td>
<td>sltu $t2,$t3,$t4</td>
<td>if($t3&lt;$t4) $t2 = 1; else $t2 = 0;</td>
<td>Compare less than unsigned (R)</td>
</tr>
<tr>
<td>slti $t2,$t3,100</td>
<td>slti $t2,$t3,100</td>
<td>if($t3&lt;100) $t2 = 1; else $t2 = 0;</td>
<td>Compare less than constant (I)</td>
</tr>
<tr>
<td>sltiu $t2,$t3,100</td>
<td>sltiu $t2,$t3,100</td>
<td>if($t3&lt;100) $t2 = 1; else $t2 = 0;</td>
<td>Compare less than constant unsigned (I)</td>
</tr>
</tbody>
</table>
Consider the following source code:

```plaintext
if(a > b)
  c = a;
```

Translate into MIPS instructions assuming the values of a, b, and c are associated with the registers $t2, $t3, and $t4 respectively. Assume $t5 is available.

```
slt $t5,$t3,$t2  # b < a
beq $t5,$zero,L1  # if($t5==0)goto L1
or $t4,$t2,$zero  # c = a
```

L1:
TRANSLATING AN IF-THEN-ELSE STATEMENT

- Consider the following source code:

```plaintext
if (a < b)
    c = a;
else
    c = b;
```

- Translate into MIPS instructions assuming the values of a, b, and c are associated with the registers $t2, $t3, and $t4 respectively. Assume $t5 is available.

```plaintext
slt $t5, $t2, $t3  # a < b
beq $t5, $zero, L1  # if($t5==0)goto L1
move $t4, $t2  # c = a
j L2  # goto L2
L1:
move $t4, $t3  # c = b
L2:
```
HIGH-LEVEL CONTROL STATEMENTS

• How do we translate other high-level control statements (while, do, for)?

• We can first express the C statement using C if and goto statements.

• After that, we can translate using MIPS unconditional jumps, comparisons, and conditional branches.
TRANSLATING A FOR STATEMENT

• Consider the following source code:

```c
sum = 0;
for(i=0; i<100; i++)
    sum += a[i];
```

• First, we replace the for statement using an if and goto statements.

```c
sum = 0;
i = 0;
goto test;
loop: sum += a[i];
i++;
test: if (i < 100) goto loop;
```
TRANSLATING A FOR STATEMENT

• Now for the MIPS instructions. Assume sum, i and the starting address of a are associated with $t2, $t3, and $t4 respectively and that $t5 is available.

```
li  $t2, 0          # sum = 0
move $t3, $zero    # i = 0
j   test

loop: sll $t5,$t3,2 # temp = i * 4
       addu $t5,$t5,$t4 # temp = temp + &a
       lw  $t5,0($t5)   # load a[i] into temp
       addu $t2,$t2,$t5 # sum += temp
       addiu $t3,$t3,1  # i++

test: slti $t5,$t3,100 # test i < 100
       bne $t5,$zero,loop # if true, goto loop
```