Bounding Worst-Case Instruction Cache Performance

by

Robert Arnold Frank Mueller David Whalley Florida State University

Marion Harmon Florida A&M University

Motivation

- WCET Required for Scheduling Analysis
- Performance Penalty for Disabling Cache
 - Are Caches Unpredictable?
- Limitations
 - non-preemptive systems
 - direct-mapped caches
 - RISC architectures



Static Cache Simulator

- Construct a control-flow graph for the program.
- Determine which program lines may be in cache for each basic block, complexity $O(n^2)$.
- Classify the caching behavior for each instruction.

Definition Of Instruction Cache Categories

• ALWAYS HIT

- all references: hits

• ALWAYS MISS

- all references: misses

• FIRST HIT

- first reference: hit

- subsequent references: misses

• FIRST MISS

- first reference: miss

- subsequent references: hits

Algorithm to Calculate Cache States

• similar data-flow analysis in optimizing compilers

• input state for a basic block := set of program lines that can potentially be cached at the point the basic block is entered

```
input_state(top) := all invalid lines
WHILE any change DO
FOR each basic block instance B DO
input_state(B) := NULL
FOR each immed pred P of B DO
input_state(B) += output_state(P)
output_state(B) :=
  (input_state(B) + prog_lines(B))
  - conf lines(B)
```

DEPARTMENT OF COMPUTER SCIENCE

	main()			
	save	%sp,-96,%sp	Block 1	m h=always hit
program line 0	sethi	%hi(_min),%o0		h m=always miss
	ldsb	[%00+%lo(_min)]	,%12	h fm=first miss
	mov	%g0,%l1		h fh=first hit
	mov	%12,%10		m
program line 1	call	_value,1	Block 2	fh / fh
	mov	%l1,%oQ		h
		. ↓		
	cmp	%10,%00	Block 3	m
	bge,a	L16		fm / fm
	add	%11,1,%11		h
program line 2		V		
	call	_value,1	Block 4	h
	mov	%11,%00		h
program line 3	mov	%00,%12	Block 5	fm/fm
	add	%11,1,%11		h
		V		
	cmp	%11,10	Block 6	fm / fm
	bl,a	L18		h
	mov	%12,%10		h
		The second secon		
	ret		Block 7	h
program line 4	restore	%12,%g0,%o0		h
program me				
	value()			(a) (b)
	sethi	%hi(_a),%ol	Block 8	fm/fm/m h
program line 5	add	<pre>%o1,%lo(_a),%o1</pre>		m m
	ldsb	[%00+%01],%01		h h
	retl			h h
	mov	%o1,%o0		h h
、		,		1



Timing Analyzer

- Construct the timing analysis tree.
- Calculate the worst-case time for each node based on the instruction categorization, complexity $O(n^2)$.
- Respond to user timing requests.

Algorithm for Estimating a Loop's Worst-Case Performance

```
min_time = max time for any loop path assuming
            each path has been previously executed;
k = 0;
WHILE k < n - 1 DO
    max_time = current max time for any loop path;
    IF max_time == min_time THEN
        BREAK;
    total_time += max_time;
    k += 1;
total_time += (n - 1 - k) * min_time;
total_time += max time for exit paths;
```

Future Work

- Best-Case Predictions
- Data Cache Predictions
- Pipelining
- Verifying Timing Predictions for an Actual Machine
- User Interface

Conclusions

- Technique for Predicting Instruction Cache Performance
 - Static Cache Simulation to Categorize Each Instruction
 - Timing Analysis for Each Loop in the Program
- Instruction Cache Behavior is Sufficiently Predictable for Real-Time Applications