Automated Empirical Optimization of High Performance Floating Point Kernels

R. Clint Whaley University of Texas, San Antonio

and

David B. Whalley Florida State University

Outline of talk

- I. Introduction:
 - a. Problem definition & traditional (partial) solutions
 - **b.** Problems with Traditional Solutions
 - **c.** Addressing these issues through empirical techniques **VI.** Related work
- **II.** Our iterative and empirical compilation framework (iFKO)
 - a. What is an empirical compiler?
 - **b.** Repeatable transformations
 - c. Fundamental transforms

- **III.** Results
 - a. Studied kernels
 - **b.** Comparison of automated tuning strategies
- **IV.** Future work
- **V.** Summary and conclusions

I(a). Problem Definition

Ultimate goal of research is to make extensive hand-tuning unnecessary for HPC kernel production:

- For many operations, no such thing as "enough" compute power
- Therefore, need to extract near peak performance even as hardware advances according to Moore's Law
- Achieving near-optimal performance is tedious, time consuming, and requires expertise in many fields
- Such optimization is neither *portable* or *persistent*

Traditional (partial) Solutions:

- Kernel library API definition + hand tuning
- Compilation research + hand tuning

I(b). Problems with Traditional solutions

Hand-tuning libraries

- Demand for hand tuners outstrips supply
 - \rightarrow if kernel not widely used, will not be tuned
- Hand-tuning tedious, time consuming, and error prone
 - → By time lib fully optimized, hardware on way towards obsolescence

Traditional Compilation

- This level of opt counterproductive
- Compilation models are too simplified
 - → Must account for all lvls of cache, all PE interact, be spec to the kernel
 - Model goes out of date with hardware
- Resource allocation intractable a priori
- Many modern ISAs do not allow compiler to control machine in detail

I(c). Empirical Techniques Can Address These Problems

- **AEOS**: Automated Empirical Optimization of Software
- Key idea: make optimization decisions using automated tim-ings:
 - Can adapt to both kernel and architecture
 - Can solve resource allocation prob backwards
- Goal : Optimized, portable library available for new arch in minutes or hours rather than months or years

AEOS Requires:

- Define simplist and most reusuable kernels
- Sophisticated timers
- Robust search
- Method of code transformation:
 - **1.** Parameterization
 - 2. Multiple implementation
 - 3. Source generation
 - 4. Iterative empirical compiler

II(a). Overview of iFKO Framework



iFKO composed of:

- 1. A collection of search drivers,
- 2. the compiler specialized for empirical floating point kernel optimization (FKO)
 - Specialized in analysis, HIL, type and flexibility of supported transforms

Drawbacks:

- External timers add significant overhead.
- Compile time expanded enormously.
- ⇒ Only use for extreme performance

II(b). Repeatable Optimizations

- Applied in any order,
- to a relatively arbitrary scope,
- in optimization blocks,
- while successfully transforming the code.
- Presently, not empirically tuned.
- Supported repeatable transformations are:
 - 1. ra: Register allocation (Xblock, wt. hoisting/pushing)
 - **2. cp**: Forward copy propagation (Xblock)
 - 3. rc: Reverse copy propagation
 - 4. u1: Remove one-use loads
 - 5. lu: Last use load removal
 - 6. uj: Useless jump elimination (Xblock)
 - 7. ul: Useless label elimination (Xblock)
 - 8. bc: Branch chaining (Xblock)

II(c). Fundamental Optimizations

- Applied only to optloop,
- Applied in known order (to ease analysis),
- Applied before repeatable opt (mostly high-level)
- Empirically tuned by search.
- Presently supported fundamental optimization (in application order, with search default shown in parentheses):
 - **1. SV**: SIMD vectorization (if legal)
 - 2. UR: Loop unrolling (line size)
 - **3.** LC: Optimize loop control (always)
 - 4. AE: Accumulator Expansion (None)
 - **5. PF**: Prefetch (inst='nta', dist=2*LS)
 - 6. WNT: Non-temporal writes (No)

III(a). Studied kernels

- Start with Level 1 BLAS to concentrate on inner loop
 - ATLAS work shows main compilation problems in inner loop
- Speedups possible even on such simple (and bus-bound) operations
- Can already beat icc/gcc for Level 3, but not yet competitive with hand-tuned
- Results for two archs (p4e/opt) and two contexts (in/out cache)

| Name | Operation Summary | flops |
|-------|---|------------|
| swap | <pre>for (i=0; i < N; i++) {tmp=y[i]; y[i] = x[i]; x[i] = tmp}</pre> | N |
| scal | for (i=0; i < N; i++) y[i] *= alpha; | N |
| сору | <pre>for (i=0; i < N; i++) y[i] = x[i];</pre> | N |
| axpy | for (i=0; i < N; i++) y[i] += alpha * x[i]; | 2 <i>N</i> |
| dot | <pre>for (dot=0.0,i=0; i < N; i++) dot += y[i] * x[i];</pre> | 2 <i>N</i> |
| asum | <pre>for (sum=0.0,i=0; i < N; i++) sum += fabs(x[i])</pre> | 2 <i>N</i> |
| | <pre>for (imax=0, maxval=fabs(x[0]), i=1; i < N; i++) {</pre> | |
| iamax | <pre>if (fabs(x[i]) > maxval)</pre> | 2 <i>N</i> |
| | <pre>{ imax = i; maxval = fabs(x[i]); }</pre> | |
| | } | |

III(b)1. Relative speedups of various tuning methods



2.8Ghz Pentium4E, N=80000, out-of-cache

III(b)2. Relative speedups of various tuning methods



1.6Ghz Opteron, N=80000, out-of-cache

III(b)3. Relative speedups of various tuning methods



2.8Ghz Pentium4E, N=1024, in-L2-cache



1.6Ghz Opteron, N=1024, in-L2-cache

III(c)5. Key points on results

- iFKO best tuning mechanism on avg \forall architectures/contexts
 - IAMAX and COPY present only real losses
 - \rightarrow Lack of vectorization and block fetch
 - icc+prof slower than icc+ref for swap/axpy OC Opt
- All tuned paras provide speedup
 - Vary strongly by kernel, arch, & context
 - Vary weakly by precision
 - **PF** helps IC overcome conflicts
 - for OC, **PF** dist critical
 - for IC, **AE** and **PF** inst critical
- More bus-bound a kernel is, less **PF** helps
 - OC, iFKO gives more benefit for less bus-bound ops

V. Future work

Near-term:

- 1. Improve PF search
- 2. Software pipelining
- 3. Specialized array indexing
- 4. Outer loop UR (unroll & jam)
- 5. Scalar replacement for register blocking
- 6. PF of non-loop data
- **7.** Multiple accumulator reduction optimization
- 8. Loop peeling for SV alignment

Long-term:

- 1. Block fetch
- 2. Loop invariant code motion
- **3.** PPC/Altivec support
- 4. General SV alignment
- 5. Complex data type
- 6. Tiling/blocking
- 7. Search refinements
- 8. Timer resolution improvement
- 9. Timer generation

VI. Summary and conclusions

- Have shown empirical optimization can auto-adapt to varying arch, operation, and context
- 2. Addressed kernel-specific adaptation in ATLAS work
- 3. Presented kernel-independent iFKO
- **4.** Demonstrated iFKO can auto-tune simple kernels:
 - As kernel complexity and optimization set grows, empirical advantage should increase
 - \rightarrow Need increasingly sophisticated search
- 5. As we expand opt. support, need for hand-tuning in HPC should go down drastically
- 6. Will open up new areas of research (as ATLAS did):
 - iFKO can help build better models of archs
 - FKO provides realistic testbed for search optimization

VII. Related Work

- 1. ATLAS, FFTW, PHIPAC
 - Kernel-specific
 - High-level code generation
- 2. OCEANS
 - Handles very few transforms/kernels
 - Code generation at high-level
 - Degree of automation and generality unclear
 - Papers on search very different from our approach

- 3. "Compiler optimization-space exploration", Triantafyllis, et. al, CGO 2003
 - Not empirical, uses iteration to optimize resource competition by examining generated code (static analysis rather than heuristic)
- **4.** SPIRAL project (autotuning DSP libraries)
 - Code generation at high level (F77)
 - Search in library tuner, not compiler

VIII. Further Information

- ATLAS : math-atlas.sourceforge.net
- BLAS : www.netlib.org/blas
- LAPACK : www.netlib.org/lapack
- BLACS : www.netlib.org/blacs
- ScaLAPACK : www.netlib.org/scalapack/scalapack_home.html
- Publications : www.cs.utsa.edu/~whaley/papers.html

III(b). Percent Improvement due to iterative search

Compared against default values:

• SV='Yes', WNT='No', PF(inst,dist) = ('nta',2*LS), UR= L_e , AE='None'



Percent speedup by transform due to empirical search

III(b)5. iFKO speeds in MFLOPS by platform



II(b) Key Design Decisions

- **1.** *iFKO both iterative and empirical*, as motivated in intro.
- **2.** *Transforms done at low level in backend*, allowing for exploitation of low-level arch features such as SIMD vect & CISC inst formats.
- **3.** Search is built into the compilation framework, to ensure the generalization of the search.
- **4.** We provide for extensive user markup, to enable key optimizations, and maintain backend focus.
- 5. We first concentrate on inner loop, which is the key weakness in present compilers, and needed for all studied kernels.
- \Rightarrow To focus work, start with basic inner loop operations, and add support as required by expanding kernel pool.

II(a). Original AEOS Effort: Automatically Tuned Linear Algebra Software (ATLAS)

- Level 3 BLAS very well optimized
 - Pthreads for SMP support
 - Performance from gemm kernel:
 - * Source gen + param
 - * Mul. implem. + param
- Level 1 and 2 BLAS optimized – Mul. implem. + param
- ATLAS has unambiguously demonstrated that AEOS techniques represent a successful new paradigm for high • Highly cited in literature performance optimization

ATLAS is widely used and cited:

- Problem Solving Environments
 - Maple, Matlab, Octave
- Operating systems
 - Apple's OS 10.2, FreeBSD, and various Linux distributions
- Used by large range of individual projects
 - Usages ranging from scientific applications to home digital photograpy
- -310 citeseer citations

URL: math-atlas.sourceforge.net

II(c). ATLAS Shortcomings

- **1.** Compiler caused problems:
 - a. Would often transform perfectly optimized code
 - b. Changing compilers changed arch defaults
 - **c.** Could not take advantage of key architectural features such as SIMD vectorization and prefetch
 - Mult. impl. provides kludgy workaround
- 2. All empirical optimization kernel specific
 - ATLAS is helpful for BLAS, but not for even similar ops
- ⇒ Next step was to perform AEOS-style optimization in a compiler (iFKO)

Specialized version of scalar expansion employed to avoid unnecessary pipeline stalls due to true dependency.

Unrolled DDOT example before and after AE:

```
dot = start;
for (i=0; i < N; i += 2) {
    dot += X[0] * Y[0];
    dot += X[1] * Y[1];
    X += 2; Y += 2;
}
```

```
Without AE
```

```
dot = start; dot1 = 0.0;
for (i=0; i < N; i += 2) {
    dot += X[0] * Y[0];
    dot1 += X[1] * Y[1];
    X += 2; Y += 2;
}
dot += dot1;
With AE=2
```

III(f)2. Prefetch (PF)

For each array that is legal prefetch target, chooses:

- Prefetch instruction type to employ:
 - prefetchnta
 - prefetcht0
 - prefetcht1
 - prefetcht2
 - prefetchw
- Prefetch distance: how many bytes ahead from present array access to prefetch
- Whether or not it helps to prefetch array

Since prefetches are discarded if bus is busy, all PF inst are crudely scheduled:

- If only one PF inst needed, put at top of loop
- Otherwise, distribute evenly throughout loop
- Other crude schedulings supported, but not presently used

III(d). Supported Architectures

Focus on x86, but design includes many targets so backend is not overly specialized:

- **1. IA-32** AKA: x86, x86-32. Ex.: P4, P4E, Athlon, etc. Initial focus of research (along with x86-64):
 - Most widely used ISA in general purpose computing.
 - ISA has almost no relation to underlying hardware.
 - \Rightarrow Particularly useful target for empirical compilation.
- 2. x86-64 AKA: IA-32e, x86, x86-64. Ex.: Opteron, Athlon-64, P4E (new). Fully supported (not just as using IA-32 compatibility).
- **3. PowerPC** Ex.: G4, G5, various IBM. Second target.
- **4. UltraSPARC** Ex.: UltraSPARC II, UltraSPARC III, etc.

ANSI C and HIL Implement of Simple Dot Product

ANSI C:

```
double ATL_UDOT
  (const int N,
    const double *X, const int incX,
    const double *Y, const int incY)
{
   register double dot=ATL_rzero;
   int i;
   for (i=0; i < N; i++)
        dot += X[i] * Y[i];
   return(dot);
}</pre>
```

HIL:

```
ROUTINE ATL UDOT;
   PARAMS :: N, X, incX, Y, incY;
   INT :: N, incX, incY;
  DOUBLE_PTR :: X, Y:
ROUT_LOCALS
   INT :: i;
  DOUBLE :: x, y, dot;
   CONST_INIT :: dot = 0.0;
ROUT BEGIN
  LOOP i = 0, N
  LOOP_BODY
     x = X[0];
     y = Y[0];
     dot += x * y;
     X += 1;
     Y += 1;
  LOOP_END
   RETURN dot;
ROUT END
```

Basic Linear Algebra Subprograms (BLAS)

- Level 3 matrix-matrix operations
 - gemm, symm, hemm, syrk, herk, syr2k, her2k, trmm, trsm
- Level 2 matrix-vector operations
 - gemv, hemv, symv, trmv, trsv
 - ger, geru, gerc, her, her2, syr2
- Level 1 vector-vector operations
 - swap, scal, copy, axpy, dot, nrm2, asum, iamax
- Packed & banded routines

Level 3 Kernel: On-chip Matmul

- On-chip multiply (fixed dimen- ATLAS uses best of: sion, 1 trans case) optimizes entire Level 3 BLAS
- Source generator optimizations include:
 - Loop unrollings (all loops)
 - Register blocking
 - MAC or sep mul/add
 - Software pipelining

- General source generator cases
 - Strict ANSI C, general techniques, no system-specific kludges
- Multiple implementation
 - Can be ANSI C or assembler, general or very systemspecific



One step of matrix-matrix multiply

III(c)1. Parameters found for out-of-cache tuning (N=80000)

| | SV: | PF X | PF Y | UR: |
|--------|-----|----------|---------|-----|
| BLAS | WNT | INS:DST | INS:DST | AC |
| sswap | Y:Y | t0:56 | t0:40 | 4:0 |
| dswap | Y:Y | t0:128 | t0:64 | 2:0 |
| scopy | Y:Y | none:0 | none:0 | 2:0 |
| dcopy | Y:Y | none:0 | none:0 | 1:0 |
| sasum | Y:N | nta:1024 | n/a:0 | 5:5 |
| dasum | Y:N | t0:1024 | n/a:0 | 5:5 |
| saxpy | Y:Y | nta:1408 | nta:32 | 2:0 |
| daxpy | Y:Y | t0:768 | t0:40 | 2:0 |
| sdot | Y:N | nta:1024 | nta:384 | 3:3 |
| ddot | Y:N | nta:768 | nta:384 | 5:5 |
| sscal | Y:Y | nta:1792 | n/a:0 | 1:0 |
| dscal | Y:Y | none:0 | n/a:0 | 2:0 |
| isamax | N:N | nta:640 | n/a:0 | 8:0 |
| idamax | N:N | t0:1664 | n/a:0 | 8:0 |

2.8Ghz Pentium 4E

• Vary strongly by kernel, architecture & context

| | SV: | PF X | PF Y | UR: |
|----------------|-----|----------|----------|------|
| BLAS | WNT | INS:DST | INS:DST | AC |
| sswap | Y:N | w:1792 | w:448 | 2:0 |
| dswap | Y:N | nta:960 | nta:704 | 1:0 |
| scopy | Y:Y | none:0 | none:0 | 1:0 |
| dcopy | Y:Y | none:0 | none:0 | 1:0 |
| sasum | Y:N | t0:1664 | n/a:0 | 4:4 |
| dasum | Y:N | nta:1920 | n/a:0 | 4:4 |
| saxpy | Y:N | t0:1536 | t0:448 | 4:0 |
| daxpy | Y:N | nta:1472 | t0:832 | 4:0 |
| sdot | Y:N | nta:1600 | nta:1664 | 3:3 |
| ddot | Y:N | t0:1728 | t0:704 | 4:4 |
| sscal | Y:N | nta:640 | n/a:0 | 1:0 |
| dscal | Y:N | nta:1344 | n/a:0 | 1:0 |
| isamax | N:N | nta:768 | n/a:0 | 16:0 |
| idamax | N:N | nta:1920 | n/a:0 | 32:0 |
| 1.6Ghz Opteron | | | | |

• Vary only weakly by precision

III(c)2. Parameters found for in-L2-cache tuning (N=1024)

| | SV: | PF X | PF Y | UR: |
|--------|-----|----------|----------|------|
| BLAS | WNT | INS:DST | INS:DST | AC |
| sswap | Y:N | nta:512 | nta:32 | 16:0 |
| dswap | Y:N | t0:384 | t0:40 | 32:0 |
| scopy | Y:N | nta:512 | nta:1408 | 2:0 |
| dcopy | Y:N | nta:1152 | t0:1152 | 2:0 |
| sasum | Y:N | t0:1408 | n/a:0 | 16:2 |
| dasum | Y:N | nta:1792 | n/a:0 | 16:2 |
| saxpy | Y:N | t0:768 | t0:1152 | 8:0 |
| daxpy | Y:N | t0:768 | t0:384 | 8:0 |
| sdot | Y:N | nta:896 | nta:1664 | 64:4 |
| ddot | Y:N | nta:1280 | nta:1792 | 32:4 |
| sscal | Y:N | nta:256 | n/a:0 | 2:0 |
| dscal | Y:N | nta:1536 | n/a:0 | 2:0 |
| isamax | N:N | t0:1152 | n/a:0 | 32:0 |
| idamax | N:N | nta:256 | n/a:0 | 32:0 |

2.8Ghz Pentium 4E

| | SV: | PF X | PF Y | UR: |
|--------|-----|---------|---------|------|
| BLAS | WNT | INS:DST | INS:DST | AC |
| sswap | Y:N | w:256 | w:128 | 32:0 |
| dswap | Y:N | w:128 | w:128 | 32:0 |
| scopy | Y:N | t0:64 | none:0 | 4:0 |
| dcopy | Y:N | nta:192 | none:0 | 64:0 |
| sasum | Y:N | nta:64 | n/a:0 | 64:3 |
| dasum | Y:N | t0:256 | n/a:0 | 4:4 |
| saxpy | Y:N | nta:128 | w:128 | 4:0 |
| daxpy | Y:N | nta:32 | w:128 | 4:0 |
| sdot | Y:N | nta:192 | nta:320 | 16:4 |
| ddot | Y:N | nta:256 | nta:448 | 6:3 |
| sscal | Y:N | w:256 | n/a:0 | 32:0 |
| dscal | Y:N | w:128 | n/a:0 | 4:0 |
| isamax | N:N | t0:32 | n/a:0 | 16:0 |
| idamax | N:N | t0:768 | n/a:0 | 32:0 |

1.6Ghz Opteron