1 /*
2 Copyright (c) 1998 - 2002 Frodo Looijaard <frodol@dds.nl>,
3 Philip Edelbrock <phil@netroedge.com>, and Mark D. Studebaker
4 <mdsxyz123@yahoo.com>
5 Copyright (C) 2007, 2008 Jean Delvare <khali@linux-fr.org>
6
7 This program is free software; you can redistribute it and/or modify
8 it under the terms of the GNU General Public License as published by
9 the Free Software Foundation; either version 2 of the License, or
10 (at your option) any later version.
11
12 This program is distributed in the hope that it will be useful,
13 but WITHOUT ANY WARRANTY; without even the implied warranty of
14 MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
15 GNU General Public License for more details.
16
17 You should have received a copy of the GNU General Public License
18 along with this program; if not, write to the Free Software
19 Foundation, Inc., 675 Mass Ave, Cambridge, MA 02139, USA.
20 */
21
22 /*
23 Supports the following Intel I/O Controller Hubs (ICH):
24
25 I/O Block I2C
26 region SMBus Block proc. block
27 Chip name PCI ID size PEC buffer call read
28 ----------------------------------------------------------------------
29 82801AA (ICH) 0x2413 16 no no no no
30 82801AB (ICH0) 0x2423 16 no no no no
31 82801BA (ICH2) 0x2443 16 no no no no
32 82801CA (ICH3) 0x2483 32 soft no no no
33 82801DB (ICH4) 0x24c3 32 hard yes no no
34 82801E (ICH5) 0x24d3 32 hard yes yes yes
35 6300ESB 0x25a4 32 hard yes yes yes
36 82801F (ICH6) 0x266a 32 hard yes yes yes
37 6310ESB/6320ESB 0x269b 32 hard yes yes yes
38 82801G (ICH7) 0x27da 32 hard yes yes yes
39 82801H (ICH8) 0x283e 32 hard yes yes yes
40 82801I (ICH9) 0x2930 32 hard yes yes yes
41 Tolapai 0x5032 32 hard yes yes yes
42 ICH10 0x3a30 32 hard yes yes yes
43 ICH10 0x3a60 32 hard yes yes yes
44 PCH 0x3b30 32 hard yes yes yes
45
46 Features supported by this driver:
47 Software PEC no
48 Hardware PEC yes
49 Block buffer yes
50 Block process call transaction no
51 I2C block read transaction yes (doesn't use the block buffer)
52
53 See the file Documentation/i2c/busses/i2c-i801 for details.
54 */
55
56 /* Note: we assume there can only be one I801, with one SMBus interface */
57
58 #include <linux/module.h>
59 #include <linux/pci.h>
60 #include <linux/kernel.h>
61 #include <linux/stddef.h>
62 #include <linux/delay.h>
63 #include <linux/ioport.h>
64 #include <linux/init.h>
65 #include <linux/i2c.h>
66 #include <linux/acpi.h>
67 #include <linux/io.h>
68 #include <linux/dmi.h>
69
70 /* I801 SMBus address offsets */
71 #define SMBHSTSTS (0 + i801_smba)
72 #define SMBHSTCNT (2 + i801_smba)
73 #define SMBHSTCMD (3 + i801_smba)
74 #define SMBHSTADD (4 + i801_smba)
75 #define SMBHSTDAT0 (5 + i801_smba)
76 #define SMBHSTDAT1 (6 + i801_smba)
77 #define SMBBLKDAT (7 + i801_smba)
78 #define SMBPEC (8 + i801_smba) /* ICH3 and later */
79 #define SMBAUXSTS (12 + i801_smba) /* ICH4 and later */
80 #define SMBAUXCTL (13 + i801_smba) /* ICH4 and later */
81
82 /* PCI Address Constants */
83 #define SMBBAR 4
84 #define SMBHSTCFG 0x040
85
86 /* Host configuration bits for SMBHSTCFG */
87 #define SMBHSTCFG_HST_EN 1
88 #define SMBHSTCFG_SMB_SMI_EN 2
89 #define SMBHSTCFG_I2C_EN 4
90
91 /* Auxillary control register bits, ICH4+ only */
92 #define SMBAUXCTL_CRC 1
93 #define SMBAUXCTL_E32B 2
94
95 /* kill bit for SMBHSTCNT */
96 #define SMBHSTCNT_KILL 2
97
98 /* Other settings */
99 #define MAX_TIMEOUT 100
100 #define ENABLE_INT9 0 /* set to 0x01 to enable - untested */
101
102 /* I801 command constants */
103 #define I801_QUICK 0x00
104 #define I801_BYTE 0x04
105 #define I801_BYTE_DATA 0x08
106 #define I801_WORD_DATA 0x0C
107 #define I801_PROC_CALL 0x10 /* unimplemented */
108 #define I801_BLOCK_DATA 0x14
109 #define I801_I2C_BLOCK_DATA 0x18 /* ICH5 and later */
110 #define I801_BLOCK_LAST 0x34
111 #define I801_I2C_BLOCK_LAST 0x38 /* ICH5 and later */
112 #define I801_START 0x40
113 #define I801_PEC_EN 0x80 /* ICH3 and later */
114
115 /* I801 Hosts Status register bits */
116 #define SMBHSTSTS_BYTE_DONE 0x80
117 #define SMBHSTSTS_INUSE_STS 0x40
118 #define SMBHSTSTS_SMBALERT_STS 0x20
119 #define SMBHSTSTS_FAILED 0x10
120 #define SMBHSTSTS_BUS_ERR 0x08
121 #define SMBHSTSTS_DEV_ERR 0x04
122 #define SMBHSTSTS_INTR 0x02
123 #define SMBHSTSTS_HOST_BUSY 0x01
124
125 #define STATUS_FLAGS (SMBHSTSTS_BYTE_DONE | SMBHSTSTS_FAILED | \
126 SMBHSTSTS_BUS_ERR | SMBHSTSTS_DEV_ERR | \
127 SMBHSTSTS_INTR)
128
129 static unsigned long i801_smba;
130 static unsigned char i801_original_hstcfg;
131 static struct pci_driver i801_driver;
132 static struct pci_dev *I801_dev;
133
134 #define FEATURE_SMBUS_PEC (1 << 0)
135 #define FEATURE_BLOCK_BUFFER (1 << 1)
136 #define FEATURE_BLOCK_PROC (1 << 2)
137 #define FEATURE_I2C_BLOCK_READ (1 << 3)
138 static unsigned int i801_features;
139
140 /* Make sure the SMBus host is ready to start transmitting.
141 Return 0 if it is, -EBUSY if it is not. */
142 static int i801_check_pre(void)
143 {
144 int status;
145
146 status = inb_p(SMBHSTSTS);
147 if (status & SMBHSTSTS_HOST_BUSY) {
148 dev_err(&I801_dev->dev, "SMBus is busy, can't use it!\n");
149 return -EBUSY;
150 }
151
152 status &= STATUS_FLAGS;
153 if (status) {
154 dev_dbg(&I801_dev->dev, "Clearing status flags (%02x)\n",
155 status);
156 outb_p(status, SMBHSTSTS);
157 status = inb_p(SMBHSTSTS) & STATUS_FLAGS;
158 if (status) {
159 dev_err(&I801_dev->dev,
160 "Failed clearing status flags (%02x)\n",
161 status);
162 return -EBUSY;
163 }
164 }
165
166 return 0;
167 }
168
169 /* Convert the status register to an error code, and clear it. */
170 static int i801_check_post(int status, int timeout)
171 {
172 int result = 0;
173
174 /* If the SMBus is still busy, we give up */
175 if (timeout) {
176 dev_err(&I801_dev->dev, "Transaction timeout\n");
177 /* try to stop the current command */
178 dev_dbg(&I801_dev->dev, "Terminating the current operation\n");
179 outb_p(inb_p(SMBHSTCNT) | SMBHSTCNT_KILL, SMBHSTCNT);
180 msleep(1);
181 outb_p(inb_p(SMBHSTCNT) & (~SMBHSTCNT_KILL), SMBHSTCNT);
182
183 /* Check if it worked */
184 status = inb_p(SMBHSTSTS);
185 if ((status & SMBHSTSTS_HOST_BUSY) ||
186 !(status & SMBHSTSTS_FAILED))
187 dev_err(&I801_dev->dev,
188 "Failed terminating the transaction\n");
189 outb_p(STATUS_FLAGS, SMBHSTSTS);
190 return -ETIMEDOUT;
191 }
192
193 if (status & SMBHSTSTS_FAILED) {
194 result = -EIO;
195 dev_err(&I801_dev->dev, "Transaction failed\n");
196 }
197 if (status & SMBHSTSTS_DEV_ERR) {
198 result = -ENXIO;
199 dev_dbg(&I801_dev->dev, "No response\n");
200 }
201 if (status & SMBHSTSTS_BUS_ERR) {
202 result = -EAGAIN;
203 dev_dbg(&I801_dev->dev, "Lost arbitration\n");
204 }
205
206 if (result) {
207 /* Clear error flags */
208 outb_p(status & STATUS_FLAGS, SMBHSTSTS);
209 status = inb_p(SMBHSTSTS) & STATUS_FLAGS;
210 if (status) {
211 dev_warn(&I801_dev->dev, "Failed clearing status "
212 "flags at end of transaction (%02x)\n",
213 status);
214 }
215 }
216
217 return result;
218 }
219
220 static int i801_transaction(int xact)
221 {
222 int status;
223 int result;
224 int timeout = 0;
225
226 result = i801_check_pre();
227 if (result < 0)
228 return result;
229
230 /* the current contents of SMBHSTCNT can be overwritten, since PEC,
231 * INTREN, SMBSCMD are passed in xact */
232 outb_p(xact | I801_START, SMBHSTCNT);
233
234 /* We will always wait for a fraction of a second! */
235 do {
236 msleep(1);
237 status = inb_p(SMBHSTSTS);
238 } while ((status & SMBHSTSTS_HOST_BUSY) && (timeout++ < MAX_TIMEOUT));
239
240 result = i801_check_post(status, timeout > MAX_TIMEOUT);
241 if (result < 0)
242 return result;
243
244 outb_p(SMBHSTSTS_INTR, SMBHSTSTS);
245 return 0;
246 }
247
248 /* wait for INTR bit as advised by Intel */
249 static void i801_wait_hwpec(void)
250 {
251 int timeout = 0;
252 int status;
253
254 do {
255 msleep(1);
256 status = inb_p(SMBHSTSTS);
257 } while ((!(status & SMBHSTSTS_INTR))
258 && (timeout++ < MAX_TIMEOUT));
259
260 if (timeout > MAX_TIMEOUT)
261 dev_dbg(&I801_dev->dev, "PEC Timeout!\n");
262
263 outb_p(status, SMBHSTSTS);
264 }
265
266 static int i801_block_transaction_by_block(union i2c_smbus_data *data,
267 char read_write, int hwpec)
268 {
269 int i, len;
270 int status;
271
272 inb_p(SMBHSTCNT); /* reset the data buffer index */
273
274 /* Use 32-byte buffer to process this transaction */
275 if (read_write == I2C_SMBUS_WRITE) {
276 len = data->block[0];
277 outb_p(len, SMBHSTDAT0);
278 for (i = 0; i < len; i++)
279 outb_p(data->block[i+1], SMBBLKDAT);
280 }
281
282 status = i801_transaction(I801_BLOCK_DATA | ENABLE_INT9 |
283 I801_PEC_EN * hwpec);
284 if (status)
285 return status;
286
287 if (read_write == I2C_SMBUS_READ) {
288 len = inb_p(SMBHSTDAT0);
289 if (len < 1 || len > I2C_SMBUS_BLOCK_MAX)
290 return -EPROTO;
291
292 data->block[0] = len;
293 for (i = 0; i < len; i++)
294 data->block[i + 1] = inb_p(SMBBLKDAT);
295 }
296 return 0;
297 }
298
299 static int i801_block_transaction_byte_by_byte(union i2c_smbus_data *data,
300 char read_write, int command,
301 int hwpec)
302 {
303 int i, len;
304 int smbcmd;
305 int status;
306 int result;
307 int timeout;
308
309 result = i801_check_pre();
310 if (result < 0)
311 return result;
312
313 len = data->block[0];
314
315 if (read_write == I2C_SMBUS_WRITE) {
316 outb_p(len, SMBHSTDAT0);
317 outb_p(data->block[1], SMBBLKDAT);
318 }
319
320 for (i = 1; i <= len; i++) {
321 if (i == len && read_write == I2C_SMBUS_READ) {
322 if (command == I2C_SMBUS_I2C_BLOCK_DATA)
323 smbcmd = I801_I2C_BLOCK_LAST;
324 else
325 smbcmd = I801_BLOCK_LAST;
326 } else {
327 if (command == I2C_SMBUS_I2C_BLOCK_DATA
328 && read_write == I2C_SMBUS_READ)
329 smbcmd = I801_I2C_BLOCK_DATA;
330 else
331 smbcmd = I801_BLOCK_DATA;
332 }
333 outb_p(smbcmd | ENABLE_INT9, SMBHSTCNT);
334
335 if (i == 1)
336 outb_p(inb(SMBHSTCNT) | I801_START, SMBHSTCNT);
337
338 /* We will always wait for a fraction of a second! */
339 timeout = 0;
340 do {
341 msleep(1);
342 status = inb_p(SMBHSTSTS);
343 }
344 while ((!(status & SMBHSTSTS_BYTE_DONE))
345 && (timeout++ < MAX_TIMEOUT));
346
347 result = i801_check_post(status, timeout > MAX_TIMEOUT);
348 if (result < 0)
349 return result;
350
351 if (i == 1 && read_write == I2C_SMBUS_READ
352 && command != I2C_SMBUS_I2C_BLOCK_DATA) {
353 len = inb_p(SMBHSTDAT0);
354 if (len < 1 || len > I2C_SMBUS_BLOCK_MAX) {
355 dev_err(&I801_dev->dev,
356 "Illegal SMBus block read size %d\n",
357 len);
358 /* Recover */
359 while (inb_p(SMBHSTSTS) & SMBHSTSTS_HOST_BUSY)
360 outb_p(SMBHSTSTS_BYTE_DONE, SMBHSTSTS);
361 outb_p(SMBHSTSTS_INTR, SMBHSTSTS);
362 return -EPROTO;
363 }
364 data->block[0] = len;
365 }
366
367 /* Retrieve/store value in SMBBLKDAT */
368 if (read_write == I2C_SMBUS_READ)
369 data->block[i] = inb_p(SMBBLKDAT);
370 if (read_write == I2C_SMBUS_WRITE && i+1 <= len)
371 outb_p(data->block[i+1], SMBBLKDAT);
372
373 /* signals SMBBLKDAT ready */
374 outb_p(SMBHSTSTS_BYTE_DONE | SMBHSTSTS_INTR, SMBHSTSTS);
375 }
376
377 return 0;
378 }
379
380 static int i801_set_block_buffer_mode(void)
381 {
382 outb_p(inb_p(SMBAUXCTL) | SMBAUXCTL_E32B, SMBAUXCTL);
383 if ((inb_p(SMBAUXCTL) & SMBAUXCTL_E32B) == 0)
384 return -EIO;
385 return 0;
386 }
387
388 /* Block transaction function */
389 static int i801_block_transaction(union i2c_smbus_data *data, char read_write,
390 int command, int hwpec)
391 {
392 int result = 0;
393 unsigned char hostc;
394
395 if (command == I2C_SMBUS_I2C_BLOCK_DATA) {
396 if (read_write == I2C_SMBUS_WRITE) {
397 /* set I2C_EN bit in configuration register */
398 pci_read_config_byte(I801_dev, SMBHSTCFG, &hostc);
399 pci_write_config_byte(I801_dev, SMBHSTCFG,
400 hostc | SMBHSTCFG_I2C_EN);
401 } else if (!(i801_features & FEATURE_I2C_BLOCK_READ)) {
402 dev_err(&I801_dev->dev,
403 "I2C block read is unsupported!\n");
404 return -EOPNOTSUPP;
405 }
406 }
407
408 if (read_write == I2C_SMBUS_WRITE
409 || command == I2C_SMBUS_I2C_BLOCK_DATA) {
410 if (data->block[0] < 1)
411 data->block[0] = 1;
412 if (data->block[0] > I2C_SMBUS_BLOCK_MAX)
413 data->block[0] = I2C_SMBUS_BLOCK_MAX;
414 } else {
415 data->block[0] = 32; /* max for SMBus block reads */
416 }
417
418 if ((i801_features & FEATURE_BLOCK_BUFFER)
419 && !(command == I2C_SMBUS_I2C_BLOCK_DATA
420 && read_write == I2C_SMBUS_READ)
421 && i801_set_block_buffer_mode() == 0)
422 result = i801_block_transaction_by_block(data, read_write,
423 hwpec);
424 else
425 result = i801_block_transaction_byte_by_byte(data, read_write,
426 command, hwpec);
427
428 if (result == 0 && hwpec)
429 i801_wait_hwpec();
430
431 if (command == I2C_SMBUS_I2C_BLOCK_DATA
432 && read_write == I2C_SMBUS_WRITE) {
433 /* restore saved configuration register value */
434 pci_write_config_byte(I801_dev, SMBHSTCFG, hostc);
435 }
436 return result;
437 }
438
439 /* Return negative errno on error. */
440 static s32 i801_access(struct i2c_adapter * adap, u16 addr,
441 unsigned short flags, char read_write, u8 command,
442 int size, union i2c_smbus_data * data)
443 {
444 int hwpec;
445 int block = 0;
446 int ret, xact = 0;
447
448 hwpec = (i801_features & FEATURE_SMBUS_PEC) && (flags & I2C_CLIENT_PEC)
449 && size != I2C_SMBUS_QUICK
450 && size != I2C_SMBUS_I2C_BLOCK_DATA;
451
452 switch (size) {
453 case I2C_SMBUS_QUICK:
454 outb_p(((addr & 0x7f) << 1) | (read_write & 0x01),
455 SMBHSTADD);
456 xact = I801_QUICK;
457 break;
458 case I2C_SMBUS_BYTE:
459 outb_p(((addr & 0x7f) << 1) | (read_write & 0x01),
460 SMBHSTADD);
461 if (read_write == I2C_SMBUS_WRITE)
462 outb_p(command, SMBHSTCMD);
463 xact = I801_BYTE;
464 break;
465 case I2C_SMBUS_BYTE_DATA:
466 outb_p(((addr & 0x7f) << 1) | (read_write & 0x01),
467 SMBHSTADD);
468 outb_p(command, SMBHSTCMD);
469 if (read_write == I2C_SMBUS_WRITE)
470 outb_p(data->byte, SMBHSTDAT0);
471 xact = I801_BYTE_DATA;
472 break;
473 case I2C_SMBUS_WORD_DATA:
474 outb_p(((addr & 0x7f) << 1) | (read_write & 0x01),
475 SMBHSTADD);
476 outb_p(command, SMBHSTCMD);
477 if (read_write == I2C_SMBUS_WRITE) {
478 outb_p(data->word & 0xff, SMBHSTDAT0);
479 outb_p((data->word & 0xff00) >> 8, SMBHSTDAT1);
480 }
481 xact = I801_WORD_DATA;
482 break;
483 case I2C_SMBUS_BLOCK_DATA:
484 outb_p(((addr & 0x7f) << 1) | (read_write & 0x01),
485 SMBHSTADD);
486 outb_p(command, SMBHSTCMD);
487 block = 1;
488 break;
489 case I2C_SMBUS_I2C_BLOCK_DATA:
490 /* NB: page 240 of ICH5 datasheet shows that the R/#W
491 * bit should be cleared here, even when reading */
492 outb_p((addr & 0x7f) << 1, SMBHSTADD);
493 if (read_write == I2C_SMBUS_READ) {
494 /* NB: page 240 of ICH5 datasheet also shows
495 * that DATA1 is the cmd field when reading */
496 outb_p(command, SMBHSTDAT1);
497 } else
498 outb_p(command, SMBHSTCMD);
499 block = 1;
500 break;
501 default:
502 dev_err(&I801_dev->dev, "Unsupported transaction %d\n", size);
503 return -EOPNOTSUPP;
504 }
505
506 if (hwpec) /* enable/disable hardware PEC */
507 outb_p(inb_p(SMBAUXCTL) | SMBAUXCTL_CRC, SMBAUXCTL);
508 else
509 outb_p(inb_p(SMBAUXCTL) & (~SMBAUXCTL_CRC), SMBAUXCTL);
510
511 if(block)
512 ret = i801_block_transaction(data, read_write, size, hwpec);
513 else
514 ret = i801_transaction(xact | ENABLE_INT9);
515
516 /* Some BIOSes don't like it when PEC is enabled at reboot or resume
517 time, so we forcibly disable it after every transaction. Turn off
518 E32B for the same reason. */
519 if (hwpec || block)
520 outb_p(inb_p(SMBAUXCTL) & ~(SMBAUXCTL_CRC | SMBAUXCTL_E32B),
521 SMBAUXCTL);
522
523 if(block)
524 return ret;
525 if(ret)
526 return ret;
527 if ((read_write == I2C_SMBUS_WRITE) || (xact == I801_QUICK))
528 return 0;
529
530 switch (xact & 0x7f) {
531 case I801_BYTE: /* Result put in SMBHSTDAT0 */
532 case I801_BYTE_DATA:
533 data->byte = inb_p(SMBHSTDAT0);
534 break;
535 case I801_WORD_DATA:
536 data->word = inb_p(SMBHSTDAT0) + (inb_p(SMBHSTDAT1) << 8);
537 break;
538 }
539 return 0;
540 }
541
542
543 static u32 i801_func(struct i2c_adapter *adapter)
544 {
545 return I2C_FUNC_SMBUS_QUICK | I2C_FUNC_SMBUS_BYTE |
546 I2C_FUNC_SMBUS_BYTE_DATA | I2C_FUNC_SMBUS_WORD_DATA |
547 I2C_FUNC_SMBUS_BLOCK_DATA | I2C_FUNC_SMBUS_WRITE_I2C_BLOCK |
548 ((i801_features & FEATURE_SMBUS_PEC) ? I2C_FUNC_SMBUS_PEC : 0) |
549 ((i801_features & FEATURE_I2C_BLOCK_READ) ?
550 I2C_FUNC_SMBUS_READ_I2C_BLOCK : 0);
551 }
552
553 static const struct i2c_algorithm smbus_algorithm = {
554 .smbus_xfer = i801_access,
555 .functionality = i801_func,
556 };
557
558 static struct i2c_adapter i801_adapter = {
559 .owner = THIS_MODULE,
560 .class = I2C_CLASS_HWMON | I2C_CLASS_SPD,
561 .algo = &smbus_algorithm,
562 };
563
564 static struct pci_device_id i801_ids[] = {
565 { PCI_DEVICE(PCI_VENDOR_ID_INTEL, PCI_DEVICE_ID_INTEL_82801AA_3) },
566 { PCI_DEVICE(PCI_VENDOR_ID_INTEL, PCI_DEVICE_ID_INTEL_82801AB_3) },
567 { PCI_DEVICE(PCI_VENDOR_ID_INTEL, PCI_DEVICE_ID_INTEL_82801BA_2) },
568 { PCI_DEVICE(PCI_VENDOR_ID_INTEL, PCI_DEVICE_ID_INTEL_82801CA_3) },
569 { PCI_DEVICE(PCI_VENDOR_ID_INTEL, PCI_DEVICE_ID_INTEL_82801DB_3) },
570 { PCI_DEVICE(PCI_VENDOR_ID_INTEL, PCI_DEVICE_ID_INTEL_82801EB_3) },
571 { PCI_DEVICE(PCI_VENDOR_ID_INTEL, PCI_DEVICE_ID_INTEL_ESB_4) },
572 { PCI_DEVICE(PCI_VENDOR_ID_INTEL, PCI_DEVICE_ID_INTEL_ICH6_16) },
573 { PCI_DEVICE(PCI_VENDOR_ID_INTEL, PCI_DEVICE_ID_INTEL_ICH7_17) },
574 { PCI_DEVICE(PCI_VENDOR_ID_INTEL, PCI_DEVICE_ID_INTEL_ESB2_17) },
575 { PCI_DEVICE(PCI_VENDOR_ID_INTEL, PCI_DEVICE_ID_INTEL_ICH8_5) },
576 { PCI_DEVICE(PCI_VENDOR_ID_INTEL, PCI_DEVICE_ID_INTEL_ICH9_6) },
577 { PCI_DEVICE(PCI_VENDOR_ID_INTEL, PCI_DEVICE_ID_INTEL_TOLAPAI_1) },
578 { PCI_DEVICE(PCI_VENDOR_ID_INTEL, PCI_DEVICE_ID_INTEL_ICH10_4) },
579 { PCI_DEVICE(PCI_VENDOR_ID_INTEL, PCI_DEVICE_ID_INTEL_ICH10_5) },
580 { PCI_DEVICE(PCI_VENDOR_ID_INTEL, PCI_DEVICE_ID_INTEL_PCH_SMBUS) },
581 { 0, }
582 };
583
584 MODULE_DEVICE_TABLE (pci, i801_ids);
585
586 #if defined CONFIG_INPUT_APANEL || defined CONFIG_INPUT_APANEL_MODULE
587 static unsigned char apanel_addr;
588
589 /* Scan the system ROM for the signature "FJKEYINF" */
590 static __init const void __iomem *bios_signature(const void __iomem *bios)
591 {
592 ssize_t offset;
593 const unsigned char signature[] = "FJKEYINF";
594
595 for (offset = 0; offset < 0x10000; offset += 0x10) {
596 if (check_signature(bios + offset, signature,
597 sizeof(signature)-1))
598 return bios + offset;
599 }
600 return NULL;
601 }
602
603 static void __init input_apanel_init(void)
604 {
605 void __iomem *bios;
606 const void __iomem *p;
607
608 bios = ioremap(0xF0000, 0x10000); /* Can't fail */
609 p = bios_signature(bios);
610 if (p) {
611 /* just use the first address */
612 apanel_addr = readb(p + 8 + 3) >> 1;
613 }
614 iounmap(bios);
615 }
616 #else
617 static void __init input_apanel_init(void) {}
618 #endif
619
620 #if defined CONFIG_SENSORS_FSCHMD || defined CONFIG_SENSORS_FSCHMD_MODULE
621 struct dmi_onboard_device_info {
622 const char *name;
623 u8 type;
624 unsigned short i2c_addr;
625 const char *i2c_type;
626 };
627
628 static struct dmi_onboard_device_info __devinitdata dmi_devices[] = {
629 { "Syleus", DMI_DEV_TYPE_OTHER, 0x73, "fscsyl" },
630 { "Hermes", DMI_DEV_TYPE_OTHER, 0x73, "fscher" },
631 { "Hades", DMI_DEV_TYPE_OTHER, 0x73, "fschds" },
632 };
633
634 static void __devinit dmi_check_onboard_device(u8 type, const char *name,
635 struct i2c_adapter *adap)
636 {
637 int i;
638 struct i2c_board_info info;
639
640 for (i = 0; i < ARRAY_SIZE(dmi_devices); i++) {
641 /* & ~0x80, ignore enabled/disabled bit */
642 if ((type & ~0x80) != dmi_devices[i].type)
643 continue;
644 if (strcmp(name, dmi_devices[i].name))
645 continue;
646
647 memset(&info, 0, sizeof(struct i2c_board_info));
648 info.addr = dmi_devices[i].i2c_addr;
649 strlcpy(info.type, dmi_devices[i].i2c_type, I2C_NAME_SIZE);
650 i2c_new_device(adap, &info);
651 break;
652 }
653 }
654
655 /* We use our own function to check for onboard devices instead of
656 dmi_find_device() as some buggy BIOS's have the devices we are interested
657 in marked as disabled */
658 static void __devinit dmi_check_onboard_devices(const struct dmi_header *dm,
659 void *adap)
660 {
661 int i, count;
662
663 if (dm->type != 10)
664 return;
665
666 count = (dm->length - sizeof(struct dmi_header)) / 2;
667 for (i = 0; i < count; i++) {
668 const u8 *d = (char *)(dm + 1) + (i * 2);
669 const char *name = ((char *) dm) + dm->length;
670 u8 type = d[0];
671 u8 s = d[1];
672
673 if (!s)
674 continue;
675 s--;
676 while (s > 0 && name[0]) {
677 name += strlen(name) + 1;
678 s--;
679 }
680 if (name[0] == 0) /* Bogus string reference */
681 continue;
682
683 dmi_check_onboard_device(type, name, adap);
684 }
685 }
686 #endif
687
688 static int __devinit i801_probe(struct pci_dev *dev, const struct pci_device_id *id)
689 {
690 unsigned char temp;
691 int err;
692 #if defined CONFIG_SENSORS_FSCHMD || defined CONFIG_SENSORS_FSCHMD_MODULE
693 const char *vendor;
694 #endif
695
696 I801_dev = dev;
697 i801_features = 0;
698 switch (dev->device) {
699 case PCI_DEVICE_ID_INTEL_82801EB_3:
700 case PCI_DEVICE_ID_INTEL_ESB_4:
701 case PCI_DEVICE_ID_INTEL_ICH6_16:
702 case PCI_DEVICE_ID_INTEL_ICH7_17:
703 case PCI_DEVICE_ID_INTEL_ESB2_17:
704 case PCI_DEVICE_ID_INTEL_ICH8_5:
705 case PCI_DEVICE_ID_INTEL_ICH9_6:
706 case PCI_DEVICE_ID_INTEL_TOLAPAI_1:
707 case PCI_DEVICE_ID_INTEL_ICH10_4:
708 case PCI_DEVICE_ID_INTEL_ICH10_5:
709 case PCI_DEVICE_ID_INTEL_PCH_SMBUS:
710 i801_features |= FEATURE_I2C_BLOCK_READ;
711 /* fall through */
712 case PCI_DEVICE_ID_INTEL_82801DB_3:
713 i801_features |= FEATURE_SMBUS_PEC;
714 i801_features |= FEATURE_BLOCK_BUFFER;
715 break;
716 }
717
718 err = pci_enable_device(dev);
719 if (err) {
720 dev_err(&dev->dev, "Failed to enable SMBus PCI device (%d)\n",
721 err);
722 goto exit;
723 }
724
725 /* Determine the address of the SMBus area */
726 i801_smba = pci_resource_start(dev, SMBBAR);
727 if (!i801_smba) {
728 dev_err(&dev->dev, "SMBus base address uninitialized, "
729 "upgrade BIOS\n");
730 err = -ENODEV;
731 goto exit;
732 }
733
734 err = acpi_check_resource_conflict(&dev->resource[SMBBAR]);
735 if (err) {
736 err = -ENODEV;
737 goto exit;
738 }
739
740 err = pci_request_region(dev, SMBBAR, i801_driver.name);
741 if (err) {
742 dev_err(&dev->dev, "Failed to request SMBus region "
743 "0x%lx-0x%Lx\n", i801_smba,
744 (unsigned long long)pci_resource_end(dev, SMBBAR));
745 goto exit;
746 }
747
748 pci_read_config_byte(I801_dev, SMBHSTCFG, &temp);
749 i801_original_hstcfg = temp;
750 temp &= ~SMBHSTCFG_I2C_EN; /* SMBus timing */
751 if (!(temp & SMBHSTCFG_HST_EN)) {
752 dev_info(&dev->dev, "Enabling SMBus device\n");
753 temp |= SMBHSTCFG_HST_EN;
754 }
755 pci_write_config_byte(I801_dev, SMBHSTCFG, temp);
756
757 if (temp & SMBHSTCFG_SMB_SMI_EN)
758 dev_dbg(&dev->dev, "SMBus using interrupt SMI#\n");
759 else
760 dev_dbg(&dev->dev, "SMBus using PCI Interrupt\n");
761
762 /* Clear special mode bits */
763 if (i801_features & (FEATURE_SMBUS_PEC | FEATURE_BLOCK_BUFFER))
764 outb_p(inb_p(SMBAUXCTL) & ~(SMBAUXCTL_CRC | SMBAUXCTL_E32B),
765 SMBAUXCTL);
766
767 /* set up the sysfs linkage to our parent device */
768 i801_adapter.dev.parent = &dev->dev;
769
770 snprintf(i801_adapter.name, sizeof(i801_adapter.name),
771 "SMBus I801 adapter at %04lx", i801_smba);
772 err = i2c_add_adapter(&i801_adapter);
773 if (err) {
774 dev_err(&dev->dev, "Failed to add SMBus adapter\n");
775 goto exit_release;
776 }
777
778 /* Register optional slaves */
779 #if defined CONFIG_INPUT_APANEL || defined CONFIG_INPUT_APANEL_MODULE
780 if (apanel_addr) {
781 struct i2c_board_info info;
782
783 memset(&info, 0, sizeof(struct i2c_board_info));
784 info.addr = apanel_addr;
785 strlcpy(info.type, "fujitsu_apanel", I2C_NAME_SIZE);
786 i2c_new_device(&i801_adapter, &info);
787 }
788 #endif
789 #if defined CONFIG_SENSORS_FSCHMD || defined CONFIG_SENSORS_FSCHMD_MODULE
790 vendor = dmi_get_system_info(DMI_BOARD_VENDOR);
791 if (vendor && !strcmp(vendor, "FUJITSU SIEMENS"))
792 dmi_walk(dmi_check_onboard_devices, &i801_adapter);
793 #endif
794
795 return 0;
796
797 exit_release:
798 pci_release_region(dev, SMBBAR);
799 exit:
800 return err;
801 }
802
803 static void __devexit i801_remove(struct pci_dev *dev)
804 {
805 i2c_del_adapter(&i801_adapter);
806 pci_write_config_byte(I801_dev, SMBHSTCFG, i801_original_hstcfg);
807 pci_release_region(dev, SMBBAR);
808 /*
809 * do not call pci_disable_device(dev) since it can cause hard hangs on
810 * some systems during power-off (eg. Fujitsu-Siemens Lifebook E8010)
811 */
812 }
813
814 #ifdef CONFIG_PM
815 static int i801_suspend(struct pci_dev *dev, pm_message_t mesg)
816 {
817 pci_save_state(dev);
818 pci_write_config_byte(dev, SMBHSTCFG, i801_original_hstcfg);
819 pci_set_power_state(dev, pci_choose_state(dev, mesg));
820 return 0;
821 }
822
823 static int i801_resume(struct pci_dev *dev)
824 {
825 pci_set_power_state(dev, PCI_D0);
826 pci_restore_state(dev);
827 return pci_enable_device(dev);
828 }
829 #else
830 #define i801_suspend NULL
831 #define i801_resume NULL
832 #endif
833
834 static struct pci_driver i801_driver = {
835 .name = "i801_smbus",
836 .id_table = i801_ids,
837 .probe = i801_probe,
838 .remove = __devexit_p(i801_remove),
839 .suspend = i801_suspend,
840 .resume = i801_resume,
841 };
842
843 static int __init i2c_i801_init(void)
844 {
845 input_apanel_init();
846 return pci_register_driver(&i801_driver);
847 }
848
849 static void __exit i2c_i801_exit(void)
850 {
851 pci_unregister_driver(&i801_driver);
852 }
853
854 MODULE_AUTHOR("Mark D. Studebaker <mdsxyz123@yahoo.com>, "
855 "Jean Delvare <khali@linux-fr.org>");
856 MODULE_DESCRIPTION("I801 SMBus driver");
857 MODULE_LICENSE("GPL");
858
859 module_init(i2c_i801_init);
860 module_exit(i2c_i801_exit);
861
|
This page was automatically generated by the
LXR engine.
|