1 /*
2 * linux/arch/arm/mach-realview/realview_pb1176.c
3 *
4 * Copyright (C) 2008 ARM Limited
5 * Copyright (C) 2000 Deep Blue Solutions Ltd
6 *
7 * This program is free software; you can redistribute it and/or modify
8 * it under the terms of the GNU General Public License as published by
9 * the Free Software Foundation; either version 2 of the License, or
10 * (at your option) any later version.
11 *
12 * This program is distributed in the hope that it will be useful,
13 * but WITHOUT ANY WARRANTY; without even the implied warranty of
14 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
15 * GNU General Public License for more details.
16 *
17 * You should have received a copy of the GNU General Public License
18 * along with this program; if not, write to the Free Software
19 * Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA
20 */
21
22 #include <linux/init.h>
23 #include <linux/platform_device.h>
24 #include <linux/sysdev.h>
25 #include <linux/amba/bus.h>
26 #include <linux/io.h>
27
28 #include <mach/hardware.h>
29 #include <asm/irq.h>
30 #include <asm/leds.h>
31 #include <asm/mach-types.h>
32 #include <asm/hardware/gic.h>
33 #include <asm/hardware/icst307.h>
34 #include <asm/hardware/cache-l2x0.h>
35
36 #include <asm/mach/arch.h>
37 #include <asm/mach/flash.h>
38 #include <asm/mach/map.h>
39 #include <asm/mach/mmc.h>
40 #include <asm/mach/time.h>
41
42 #include <mach/board-pb1176.h>
43 #include <mach/irqs.h>
44
45 #include "core.h"
46 #include "clock.h"
47
48 static struct map_desc realview_pb1176_io_desc[] __initdata = {
49 {
50 .virtual = IO_ADDRESS(REALVIEW_SYS_BASE),
51 .pfn = __phys_to_pfn(REALVIEW_SYS_BASE),
52 .length = SZ_4K,
53 .type = MT_DEVICE,
54 }, {
55 .virtual = IO_ADDRESS(REALVIEW_PB1176_GIC_CPU_BASE),
56 .pfn = __phys_to_pfn(REALVIEW_PB1176_GIC_CPU_BASE),
57 .length = SZ_4K,
58 .type = MT_DEVICE,
59 }, {
60 .virtual = IO_ADDRESS(REALVIEW_PB1176_GIC_DIST_BASE),
61 .pfn = __phys_to_pfn(REALVIEW_PB1176_GIC_DIST_BASE),
62 .length = SZ_4K,
63 .type = MT_DEVICE,
64 }, {
65 .virtual = IO_ADDRESS(REALVIEW_DC1176_GIC_CPU_BASE),
66 .pfn = __phys_to_pfn(REALVIEW_DC1176_GIC_CPU_BASE),
67 .length = SZ_4K,
68 .type = MT_DEVICE,
69 }, {
70 .virtual = IO_ADDRESS(REALVIEW_DC1176_GIC_DIST_BASE),
71 .pfn = __phys_to_pfn(REALVIEW_DC1176_GIC_DIST_BASE),
72 .length = SZ_4K,
73 .type = MT_DEVICE,
74 }, {
75 .virtual = IO_ADDRESS(REALVIEW_SCTL_BASE),
76 .pfn = __phys_to_pfn(REALVIEW_SCTL_BASE),
77 .length = SZ_4K,
78 .type = MT_DEVICE,
79 }, {
80 .virtual = IO_ADDRESS(REALVIEW_PB1176_TIMER0_1_BASE),
81 .pfn = __phys_to_pfn(REALVIEW_PB1176_TIMER0_1_BASE),
82 .length = SZ_4K,
83 .type = MT_DEVICE,
84 }, {
85 .virtual = IO_ADDRESS(REALVIEW_PB1176_TIMER2_3_BASE),
86 .pfn = __phys_to_pfn(REALVIEW_PB1176_TIMER2_3_BASE),
87 .length = SZ_4K,
88 .type = MT_DEVICE,
89 }, {
90 .virtual = IO_ADDRESS(REALVIEW_PB1176_L220_BASE),
91 .pfn = __phys_to_pfn(REALVIEW_PB1176_L220_BASE),
92 .length = SZ_8K,
93 .type = MT_DEVICE,
94 },
95 #ifdef CONFIG_DEBUG_LL
96 {
97 .virtual = IO_ADDRESS(REALVIEW_PB1176_UART0_BASE),
98 .pfn = __phys_to_pfn(REALVIEW_PB1176_UART0_BASE),
99 .length = SZ_4K,
100 .type = MT_DEVICE,
101 },
102 #endif
103 };
104
105 static void __init realview_pb1176_map_io(void)
106 {
107 iotable_init(realview_pb1176_io_desc, ARRAY_SIZE(realview_pb1176_io_desc));
108 }
109
110 /*
111 * RealView PB1176 AMBA devices
112 */
113 #define GPIO2_IRQ { IRQ_PB1176_GPIO2, NO_IRQ }
114 #define GPIO2_DMA { 0, 0 }
115 #define GPIO3_IRQ { IRQ_PB1176_GPIO3, NO_IRQ }
116 #define GPIO3_DMA { 0, 0 }
117 #define AACI_IRQ { IRQ_PB1176_AACI, NO_IRQ }
118 #define AACI_DMA { 0x80, 0x81 }
119 #define MMCI0_IRQ { IRQ_PB1176_MMCI0A, IRQ_PB1176_MMCI0B }
120 #define MMCI0_DMA { 0x84, 0 }
121 #define KMI0_IRQ { IRQ_PB1176_KMI0, NO_IRQ }
122 #define KMI0_DMA { 0, 0 }
123 #define KMI1_IRQ { IRQ_PB1176_KMI1, NO_IRQ }
124 #define KMI1_DMA { 0, 0 }
125 #define PB1176_SMC_IRQ { NO_IRQ, NO_IRQ }
126 #define PB1176_SMC_DMA { 0, 0 }
127 #define MPMC_IRQ { NO_IRQ, NO_IRQ }
128 #define MPMC_DMA { 0, 0 }
129 #define PB1176_CLCD_IRQ { IRQ_DC1176_CLCD, NO_IRQ }
130 #define PB1176_CLCD_DMA { 0, 0 }
131 #define DMAC_IRQ { IRQ_PB1176_DMAC, NO_IRQ }
132 #define DMAC_DMA { 0, 0 }
133 #define SCTL_IRQ { NO_IRQ, NO_IRQ }
134 #define SCTL_DMA { 0, 0 }
135 #define PB1176_WATCHDOG_IRQ { IRQ_DC1176_WATCHDOG, NO_IRQ }
136 #define PB1176_WATCHDOG_DMA { 0, 0 }
137 #define PB1176_GPIO0_IRQ { IRQ_PB1176_GPIO0, NO_IRQ }
138 #define PB1176_GPIO0_DMA { 0, 0 }
139 #define GPIO1_IRQ { IRQ_PB1176_GPIO1, NO_IRQ }
140 #define GPIO1_DMA { 0, 0 }
141 #define PB1176_RTC_IRQ { IRQ_DC1176_RTC, NO_IRQ }
142 #define PB1176_RTC_DMA { 0, 0 }
143 #define SCI_IRQ { IRQ_PB1176_SCI, NO_IRQ }
144 #define SCI_DMA { 7, 6 }
145 #define PB1176_UART0_IRQ { IRQ_DC1176_UART0, NO_IRQ }
146 #define PB1176_UART0_DMA { 15, 14 }
147 #define PB1176_UART1_IRQ { IRQ_DC1176_UART1, NO_IRQ }
148 #define PB1176_UART1_DMA { 13, 12 }
149 #define PB1176_UART2_IRQ { IRQ_DC1176_UART2, NO_IRQ }
150 #define PB1176_UART2_DMA { 11, 10 }
151 #define PB1176_UART3_IRQ { IRQ_DC1176_UART3, NO_IRQ }
152 #define PB1176_UART3_DMA { 0x86, 0x87 }
153 #define PB1176_SSP_IRQ { IRQ_PB1176_SSP, NO_IRQ }
154 #define PB1176_SSP_DMA { 9, 8 }
155
156 /* FPGA Primecells */
157 AMBA_DEVICE(aaci, "fpga:04", AACI, NULL);
158 AMBA_DEVICE(mmc0, "fpga:05", MMCI0, &realview_mmc0_plat_data);
159 AMBA_DEVICE(kmi0, "fpga:06", KMI0, NULL);
160 AMBA_DEVICE(kmi1, "fpga:07", KMI1, NULL);
161 AMBA_DEVICE(uart3, "fpga:09", PB1176_UART3, NULL);
162
163 /* DevChip Primecells */
164 AMBA_DEVICE(smc, "dev:00", PB1176_SMC, NULL);
165 AMBA_DEVICE(sctl, "dev:e0", SCTL, NULL);
166 AMBA_DEVICE(wdog, "dev:e1", PB1176_WATCHDOG, NULL);
167 AMBA_DEVICE(gpio0, "dev:e4", PB1176_GPIO0, NULL);
168 AMBA_DEVICE(gpio1, "dev:e5", GPIO1, NULL);
169 AMBA_DEVICE(gpio2, "dev:e6", GPIO2, NULL);
170 AMBA_DEVICE(rtc, "dev:e8", PB1176_RTC, NULL);
171 AMBA_DEVICE(sci0, "dev:f0", SCI, NULL);
172 AMBA_DEVICE(uart0, "dev:f1", PB1176_UART0, NULL);
173 AMBA_DEVICE(uart1, "dev:f2", PB1176_UART1, NULL);
174 AMBA_DEVICE(uart2, "dev:f3", PB1176_UART2, NULL);
175 AMBA_DEVICE(ssp0, "dev:f4", PB1176_SSP, NULL);
176
177 /* Primecells on the NEC ISSP chip */
178 AMBA_DEVICE(clcd, "issp:20", PB1176_CLCD, &clcd_plat_data);
179 //AMBA_DEVICE(dmac, "issp:30", PB1176_DMAC, NULL);
180
181 static struct amba_device *amba_devs[] __initdata = {
182 // &dmac_device,
183 &uart0_device,
184 &uart1_device,
185 &uart2_device,
186 &uart3_device,
187 &smc_device,
188 &clcd_device,
189 &sctl_device,
190 &wdog_device,
191 &gpio0_device,
192 &gpio1_device,
193 &gpio2_device,
194 &rtc_device,
195 &sci0_device,
196 &ssp0_device,
197 &aaci_device,
198 &mmc0_device,
199 &kmi0_device,
200 &kmi1_device,
201 };
202
203 /*
204 * RealView PB1176 platform devices
205 */
206 static struct resource realview_pb1176_flash_resources[] = {
207 [0] = {
208 .start = REALVIEW_PB1176_FLASH_BASE,
209 .end = REALVIEW_PB1176_FLASH_BASE + REALVIEW_PB1176_FLASH_SIZE - 1,
210 .flags = IORESOURCE_MEM,
211 },
212 [1] = {
213 .start = REALVIEW_PB1176_SEC_FLASH_BASE,
214 .end = REALVIEW_PB1176_SEC_FLASH_BASE + REALVIEW_PB1176_SEC_FLASH_SIZE - 1,
215 .flags = IORESOURCE_MEM,
216 },
217 };
218 #ifdef CONFIG_REALVIEW_PB1176_SECURE_FLASH
219 #define PB1176_FLASH_BLOCKS 2
220 #else
221 #define PB1176_FLASH_BLOCKS 1
222 #endif
223
224 static struct resource realview_pb1176_smsc911x_resources[] = {
225 [0] = {
226 .start = REALVIEW_PB1176_ETH_BASE,
227 .end = REALVIEW_PB1176_ETH_BASE + SZ_64K - 1,
228 .flags = IORESOURCE_MEM,
229 },
230 [1] = {
231 .start = IRQ_PB1176_ETH,
232 .end = IRQ_PB1176_ETH,
233 .flags = IORESOURCE_IRQ,
234 },
235 };
236
237 static struct resource realview_pb1176_isp1761_resources[] = {
238 [0] = {
239 .start = REALVIEW_PB1176_USB_BASE,
240 .end = REALVIEW_PB1176_USB_BASE + SZ_128K - 1,
241 .flags = IORESOURCE_MEM,
242 },
243 [1] = {
244 .start = IRQ_PB1176_USB,
245 .end = IRQ_PB1176_USB,
246 .flags = IORESOURCE_IRQ,
247 },
248 };
249
250 static void __init gic_init_irq(void)
251 {
252 /* ARM1176 DevChip GIC, primary */
253 gic_cpu_base_addr = __io_address(REALVIEW_DC1176_GIC_CPU_BASE);
254 gic_dist_init(0, __io_address(REALVIEW_DC1176_GIC_DIST_BASE), IRQ_DC1176_GIC_START);
255 gic_cpu_init(0, gic_cpu_base_addr);
256
257 /* board GIC, secondary */
258 gic_dist_init(1, __io_address(REALVIEW_PB1176_GIC_DIST_BASE), IRQ_PB1176_GIC_START);
259 gic_cpu_init(1, __io_address(REALVIEW_PB1176_GIC_CPU_BASE));
260 gic_cascade_irq(1, IRQ_DC1176_PB_IRQ1);
261 }
262
263 static void __init realview_pb1176_timer_init(void)
264 {
265 timer0_va_base = __io_address(REALVIEW_PB1176_TIMER0_1_BASE);
266 timer1_va_base = __io_address(REALVIEW_PB1176_TIMER0_1_BASE) + 0x20;
267 timer2_va_base = __io_address(REALVIEW_PB1176_TIMER2_3_BASE);
268 timer3_va_base = __io_address(REALVIEW_PB1176_TIMER2_3_BASE) + 0x20;
269
270 realview_timer_init(IRQ_DC1176_TIMER0);
271 }
272
273 static struct sys_timer realview_pb1176_timer = {
274 .init = realview_pb1176_timer_init,
275 };
276
277 static void __init realview_pb1176_init(void)
278 {
279 int i;
280
281 #ifdef CONFIG_CACHE_L2X0
282 /* 128Kb (16Kb/way) 8-way associativity. evmon/parity/share enabled. */
283 l2x0_init(__io_address(REALVIEW_PB1176_L220_BASE), 0x00730000, 0xfe000fff);
284 #endif
285
286 realview_flash_register(realview_pb1176_flash_resources,
287 PB1176_FLASH_BLOCKS);
288 realview_eth_register(NULL, realview_pb1176_smsc911x_resources);
289 platform_device_register(&realview_i2c_device);
290 realview_usb_register(realview_pb1176_isp1761_resources);
291
292 for (i = 0; i < ARRAY_SIZE(amba_devs); i++) {
293 struct amba_device *d = amba_devs[i];
294 amba_device_register(d, &iomem_resource);
295 }
296
297 #ifdef CONFIG_LEDS
298 leds_event = realview_leds_event;
299 #endif
300 }
301
302 MACHINE_START(REALVIEW_PB1176, "ARM-RealView PB1176")
303 /* Maintainer: ARM Ltd/Deep Blue Solutions Ltd */
304 .phys_io = REALVIEW_PB1176_UART0_BASE,
305 .io_pg_offst = (IO_ADDRESS(REALVIEW_PB1176_UART0_BASE) >> 18) & 0xfffc,
306 .boot_params = PHYS_OFFSET + 0x00000100,
307 .map_io = realview_pb1176_map_io,
308 .init_irq = gic_init_irq,
309 .timer = &realview_pb1176_timer,
310 .init_machine = realview_pb1176_init,
311 MACHINE_END
312
|
This page was automatically generated by the
LXR engine.
|