1 /*
2 * arch/arm/mach-kirkwood/include/mach/bridge-regs.h
3 *
4 * Mbus-L to Mbus Bridge Registers
5 *
6 * This file is licensed under the terms of the GNU General Public
7 * License version 2. This program is licensed "as is" without any
8 * warranty of any kind, whether express or implied.
9 */
10
11 #ifndef __ASM_ARCH_BRIDGE_REGS_H
12 #define __ASM_ARCH_BRIDGE_REGS_H
13
14 #include <mach/kirkwood.h>
15
16 #define CPU_CONTROL (BRIDGE_VIRT_BASE | 0x0104)
17 #define CPU_RESET 0x00000002
18
19 #define RSTOUTn_MASK (BRIDGE_VIRT_BASE | 0x0108)
20 #define WDT_RESET_OUT_EN 0x00000002
21 #define SOFT_RESET_OUT_EN 0x00000004
22
23 #define SYSTEM_SOFT_RESET (BRIDGE_VIRT_BASE | 0x010c)
24 #define SOFT_RESET 0x00000001
25
26 #define BRIDGE_CAUSE (BRIDGE_VIRT_BASE | 0x0110)
27 #define WDT_INT_REQ 0x0008
28
29 #define BRIDGE_MASK (BRIDGE_VIRT_BASE | 0x0114)
30 #define BRIDGE_INT_TIMER0 0x0002
31 #define BRIDGE_INT_TIMER1 0x0004
32 #define BRIDGE_INT_TIMER1_CLR (~0x0004)
33
34 #define IRQ_VIRT_BASE (BRIDGE_VIRT_BASE | 0x0200)
35 #define IRQ_CAUSE_LOW_OFF 0x0000
36 #define IRQ_MASK_LOW_OFF 0x0004
37 #define IRQ_CAUSE_HIGH_OFF 0x0010
38 #define IRQ_MASK_HIGH_OFF 0x0014
39
40 #define TIMER_VIRT_BASE (BRIDGE_VIRT_BASE | 0x0300)
41
42 #define L2_CONFIG_REG (BRIDGE_VIRT_BASE | 0x0128)
43 #define L2_WRITETHROUGH 0x00000010
44
45 #define CLOCK_GATING_CTRL (BRIDGE_VIRT_BASE | 0x11c)
46 #define CGC_GE0 (1 << 0)
47 #define CGC_PEX0 (1 << 2)
48 #define CGC_USB0 (1 << 3)
49 #define CGC_SDIO (1 << 4)
50 #define CGC_TSU (1 << 5)
51 #define CGC_DUNIT (1 << 6)
52 #define CGC_RUNIT (1 << 7)
53 #define CGC_XOR0 (1 << 8)
54 #define CGC_AUDIO (1 << 9)
55 #define CGC_SATA0 (1 << 14)
56 #define CGC_SATA1 (1 << 15)
57 #define CGC_XOR1 (1 << 16)
58 #define CGC_CRYPTO (1 << 17)
59 #define CGC_GE1 (1 << 19)
60 #define CGC_TDM (1 << 20)
61 #define CGC_RESERVED ((1 << 18) | (0x6 << 21))
62
63 #endif
64
|
This page was automatically generated by the
LXR engine.
|