1 /*
2 * arch/arm/mach-ixp4xx/include/mach/irqs.h
3 *
4 * IRQ definitions for IXP4XX based systems
5 *
6 * Copyright (C) 2002 Intel Corporation.
7 * Copyright (C) 2003 MontaVista Software, Inc.
8 *
9 * This program is free software; you can redistribute it and/or modify
10 * it under the terms of the GNU General Public License version 2 as
11 * published by the Free Software Foundation.
12 *
13 */
14
15 #ifndef _ARCH_IXP4XX_IRQS_H_
16 #define _ARCH_IXP4XX_IRQS_H_
17
18
19 #define IRQ_IXP4XX_NPEA 0
20 #define IRQ_IXP4XX_NPEB 1
21 #define IRQ_IXP4XX_NPEC 2
22 #define IRQ_IXP4XX_QM1 3
23 #define IRQ_IXP4XX_QM2 4
24 #define IRQ_IXP4XX_TIMER1 5
25 #define IRQ_IXP4XX_GPIO0 6
26 #define IRQ_IXP4XX_GPIO1 7
27 #define IRQ_IXP4XX_PCI_INT 8
28 #define IRQ_IXP4XX_PCI_DMA1 9
29 #define IRQ_IXP4XX_PCI_DMA2 10
30 #define IRQ_IXP4XX_TIMER2 11
31 #define IRQ_IXP4XX_USB 12
32 #define IRQ_IXP4XX_UART2 13
33 #define IRQ_IXP4XX_TIMESTAMP 14
34 #define IRQ_IXP4XX_UART1 15
35 #define IRQ_IXP4XX_WDOG 16
36 #define IRQ_IXP4XX_AHB_PMU 17
37 #define IRQ_IXP4XX_XSCALE_PMU 18
38 #define IRQ_IXP4XX_GPIO2 19
39 #define IRQ_IXP4XX_GPIO3 20
40 #define IRQ_IXP4XX_GPIO4 21
41 #define IRQ_IXP4XX_GPIO5 22
42 #define IRQ_IXP4XX_GPIO6 23
43 #define IRQ_IXP4XX_GPIO7 24
44 #define IRQ_IXP4XX_GPIO8 25
45 #define IRQ_IXP4XX_GPIO9 26
46 #define IRQ_IXP4XX_GPIO10 27
47 #define IRQ_IXP4XX_GPIO11 28
48 #define IRQ_IXP4XX_GPIO12 29
49 #define IRQ_IXP4XX_SW_INT1 30
50 #define IRQ_IXP4XX_SW_INT2 31
51 #define IRQ_IXP4XX_USB_HOST 32
52 #define IRQ_IXP4XX_I2C 33
53 #define IRQ_IXP4XX_SSP 34
54 #define IRQ_IXP4XX_TSYNC 35
55 #define IRQ_IXP4XX_EAU_DONE 36
56 #define IRQ_IXP4XX_SHA_DONE 37
57 #define IRQ_IXP4XX_SWCP_PE 58
58 #define IRQ_IXP4XX_QM_PE 60
59 #define IRQ_IXP4XX_MCU_ECC 61
60 #define IRQ_IXP4XX_EXP_PE 62
61
62 /*
63 * Only first 32 sources are valid if running on IXP42x systems
64 */
65 #if defined(CONFIG_CPU_IXP46X) || defined(CONFIG_CPU_IXP43X)
66 #define NR_IRQS 64
67 #else
68 #define NR_IRQS 32
69 #endif
70
71 #define XSCALE_PMU_IRQ (IRQ_IXP4XX_XSCALE_PMU)
72
73 /*
74 * IXDP425 board IRQs
75 */
76 #define IRQ_IXDP425_PCI_INTA IRQ_IXP4XX_GPIO11
77 #define IRQ_IXDP425_PCI_INTB IRQ_IXP4XX_GPIO10
78 #define IRQ_IXDP425_PCI_INTC IRQ_IXP4XX_GPIO9
79 #define IRQ_IXDP425_PCI_INTD IRQ_IXP4XX_GPIO8
80
81 /*
82 * Gateworks Avila board IRQs
83 */
84 #define IRQ_AVILA_PCI_INTA IRQ_IXP4XX_GPIO11
85 #define IRQ_AVILA_PCI_INTB IRQ_IXP4XX_GPIO10
86 #define IRQ_AVILA_PCI_INTC IRQ_IXP4XX_GPIO9
87 #define IRQ_AVILA_PCI_INTD IRQ_IXP4XX_GPIO8
88
89
90 /*
91 * PrPMC1100 Board IRQs
92 */
93 #define IRQ_PRPMC1100_PCI_INTA IRQ_IXP4XX_GPIO11
94 #define IRQ_PRPMC1100_PCI_INTB IRQ_IXP4XX_GPIO10
95 #define IRQ_PRPMC1100_PCI_INTC IRQ_IXP4XX_GPIO9
96 #define IRQ_PRPMC1100_PCI_INTD IRQ_IXP4XX_GPIO8
97
98 /*
99 * ADI Coyote Board IRQs
100 */
101 #define IRQ_COYOTE_PCI_SLOT0 IRQ_IXP4XX_GPIO6
102 #define IRQ_COYOTE_PCI_SLOT1 IRQ_IXP4XX_GPIO11
103 #define IRQ_COYOTE_IDE IRQ_IXP4XX_GPIO5
104
105 /*
106 * NSLU2 board IRQs
107 */
108 #define IRQ_NSLU2_PCI_INTA IRQ_IXP4XX_GPIO11
109 #define IRQ_NSLU2_PCI_INTB IRQ_IXP4XX_GPIO10
110 #define IRQ_NSLU2_PCI_INTC IRQ_IXP4XX_GPIO9
111
112 /*
113 * NAS100D board IRQs
114 */
115 #define IRQ_NAS100D_PCI_INTA IRQ_IXP4XX_GPIO11
116 #define IRQ_NAS100D_PCI_INTB IRQ_IXP4XX_GPIO10
117 #define IRQ_NAS100D_PCI_INTC IRQ_IXP4XX_GPIO9
118 #define IRQ_NAS100D_PCI_INTD IRQ_IXP4XX_GPIO8
119 #define IRQ_NAS100D_PCI_INTE IRQ_IXP4XX_GPIO7
120
121 /*
122 * D-Link DSM-G600 RevA board IRQs
123 */
124 #define IRQ_DSMG600_PCI_INTA IRQ_IXP4XX_GPIO11
125 #define IRQ_DSMG600_PCI_INTB IRQ_IXP4XX_GPIO10
126 #define IRQ_DSMG600_PCI_INTC IRQ_IXP4XX_GPIO9
127 #define IRQ_DSMG600_PCI_INTD IRQ_IXP4XX_GPIO8
128 #define IRQ_DSMG600_PCI_INTE IRQ_IXP4XX_GPIO7
129 #define IRQ_DSMG600_PCI_INTF IRQ_IXP4XX_GPIO6
130
131 /*
132 * Freecom FSG-3 Board IRQs
133 */
134 #define IRQ_FSG_PCI_INTA IRQ_IXP4XX_GPIO6
135 #define IRQ_FSG_PCI_INTB IRQ_IXP4XX_GPIO7
136 #define IRQ_FSG_PCI_INTC IRQ_IXP4XX_GPIO5
137
138 #endif
139
|
This page was automatically generated by the
LXR engine.
|